3966

DUAL FULL-BRIDGE PWM MOTOR DRIVER

A3966SLB OUT_{2A} V_{BB} PHASE 2 14 ENABLE 2 ENABLE. LOGIC LOGIC GROUND 4 GROUND 13 SENSE₂ SENSE 12 OUT_{1B} ${\sf OUT_{2B}}$ 11 LOAD LOGIC 10 SUPPLY SUPPLY REFERENCE 8 9

Dwg. PP-066-1

ABSOLUTE MAXIMUM RATINGS

Load Supply Voltage, V _{BB}
Output Current, I _{OUT} (peak) ±750 mA
(continuous) ±650 mA
Logic Supply Voltage, V _{CC}
Input Voltage, V _{in} 0.3 V to V _{CC} + 0.3 V
Sense Voltage, V _S 1.0 V
Package Power Dissipation (T _A = 25°C), P _D
A3966SA 2.08 W*
A3966SLB 1.87 W*
Operating Temperature Range,
T _A 20°C to +85°C
Junction Temperature,
T _J +150°C
Storage Temperature Range,
T _s 55°C to +150°C
5

Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified current rating or a junction temperature of 150°C.

* Per SEMI G42-88 Specification, Thermal Test Board Standardization for Measuring Junction-to-Ambient Thermal Resistance of Semiconductor Packages. The A3966SA and A3966SLB are designed to drive both windings of a two-phase bipolar stepper motor. Each device includes two H-bridges capable of continuous output currents of ± 650 mA and operating voltages to 30 V. Motor winding current can be controlled by the internal fixed-frequency, pulse-width modulated (PWM), current-control circuitry. The peak load current limit is set by the user's selection of a reference voltage and current-sensing resistors. Except for package style and pinout, the two devices are identical.

The fixed-frequency pulse duration is set by a user-selected external RC timing network. The capacitor in the RC timing network also determines a user-selectable blanking window that prevents false triggering of the PWM current-control circuitry during switching transitions.

To reduce on-chip power dissipation, the H-bridge power outputs have been optimized for low saturation voltages. The sink drivers feature Allegro's patented SatlingtonTM output structure. The Satlington outputs combine the low voltage drop of a saturated transistor and the high peak current capability of a Darlington.

For each bridge, a PHASE input controls load-current polarity by selecting the appropriate source and sink driver pair. For each bridge, an ENABLE input, when held high, disables the output drivers. Special power-up sequencing is not required. Internal circuit protection includes thermal shutdown with hysteresis, ground-clamp and flyback diodes, and crossover-current protection.

The A3966SA is supplied in a 16-pin dual in-line plastic package. The A3966SLB is supplied in a 16-lead plastic SOIC with copper heat sink tabs. The power tab is at ground potential and needs no electrical isolation.

FEATURES


- ±650 mA Continuous Output Current
- 30 V Output Voltage Rating
- Internal Fixed-Frequency PWM Current Control
- SatlingtonTM Sink Drivers
- User-Selectable Blanking Window
- Internal Ground-Clamp & Flyback Diodes
- Internal Thermal-Shutdown Circuitry
- Crossover-Current Protection and UVLO Protection

Always order by complete part number:


Part Number	Package	$R_{\theta JA}$	$R_{\theta JC}$	$R_{\theta JT}$
A3966SA	16-pin DIP	60°C/W	38°C/W	
A3966SLB	16-lead batwing SOIC	67°C/W	_	6°C/W



FUNCTIONAL BLOCK DIAGRAM







TRUTH TABLE

ENABLE	OUT_A	OUT_B
Н	Off	Off
L	Н	L
L	L	Н
	ENABLE H L L	ENABLE OUT _A H Off L H L L

X = Irrelevant



ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{BB} = 30 V, V_{CC} = 4.75 V to 5.5 V, V_{REF} = 2 V, V_S = 0 V, 56 k Ω & 680 pF RC to Ground (unless noted otherwise)

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Drivers						
Load Supply Voltage Range	V _{BB}	Operating, I _{OUT} = ±650 mA, L = 3 mH	V _{CC}	_	30	V
Output Leakage Current	I _{CEX}	V _{OUT} = 30 V	_	<1.0	50	μΑ
		V _{OUT} = 0 V	_	<-1.0	-50	μΑ
Output Saturation Voltage	V _{CE(SAT)}	Source Driver, I _{OUT} = -400 mA	_	1.7	2.0	V
		Source Driver, I _{OUT} = -650 mA	_	1.8	2.1	V
		Sink Driver, I_{OUT} = +400 mA, V_{S} = 0.5 V	_	0.3	0.5	V
		Sink Driver, I_{OUT} = +650 mA, V_{S} = 0.5 V	_	0.4	1.3	V
Clamp Diode Forward Voltage	V _F	I _F = 400 mA	_	1.1	1.4	V
		I _F = 650 mA	_	1.4	1.6	V
Motor Supply Current	I _{BB(ON)}	V _{ENABLE1} = V _{ENABLE2} = 0.8 V	_	3.0	5.0	mA
(No Load)	I _{BB(OFF)}	V _{ENABLE1} = V _{ENABLE2} = 2.4 V	_	<1.0	200	μΑ
Control Logic			•			•
Logic Supply Voltage Range	V _{CC}	Operating	4.75	_	5.50	V
Logic Input Voltage	V _{IN(1)}		2.4	_	_	V
	V _{IN(0)}		_	_	0.8	V
Logic Input Current	I _{IN(1)}	V _{IN} = 2.4 V	_	<1.0	20	μΑ
	I _{IN(0)}	V _{IN} = 0.8 V	_	<-20	-200	μΑ
Reference Input Volt. Range	V_{REF}	Operating	0.1	_	2.0	V
Reference Input Current	I _{REF}		-2.5	0	1.0	μΑ
Reference Divider Ratio	V _{REF} /V _{TRIP}		3.8	4.0	4.2	_
Current-Sense Comparator Input Offset Voltage	V _{IO}	V _{REF} = 0 V	-6.0	0	6.0	mV
Current-Sense Comparator Input Voltage Range	V _S	Operating	-0.3	_	1.0	V
Sense-Current Offset	I _{SO}	$I_S - I_{OUT}$, 50 mA $\leq I_{OUT} \leq$ 650 mA	12	18	24	mA

NOTES: 1. Typical Data is for design information only.

2. Negative current is defined as coming out of (sourcing) the specified device terminal.

www.allegromicro.com 3

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{BB} = 30 V, V_{CC} = 4.75 V to 5.5 V, V_{REF} = 2 V, V_S = 0 V, 56 k Ω & 680 pF RC to Ground (unless noted otherwise) (cont.)

	Symbol 1	Test Conditions		Limits			
Characteristic			Min.	Тур.	Max.	Units	
ontrol Logic (continued)							
PWM RC Frequency	f _{osc}	$C_T = 680 \text{ pF}, R_T = 56 \text{ k}\Omega$	22.9	25.4	27.9	kHz	
PWM Propagation Delay Time	t _{PWM}	Comparator Trip to Source OFF		1.0	1.4	μs	
		Cycle Reset to Source ON	_	0.8	1.2	μs	
Cross-Over Dead Time	t _{codt}	1 kΩ Load to 25 V	0.2	1.8	3.0	μs	
Propagation Delay Times	t _{pd}	I _{OUT} = ±650 mA, 50% to 90%:					
		ENABLE ON to Source ON	_	100	_	ns	
		ENABLE OFF to Source OFF	_	500	_	ns	
		ENABLE ON to Sink ON	_	200	_	ns	
		ENABLE OFF to Sink OFF	_	200	_	ns	
		PHASE Change to Sink ON	_	2200	_	ns	
		PHASE Change to Sink OFF	_	200	_	ns	
		PHASE Change to Source ON	_	2200	_	ns	
		PHASE Change to Source OFF	-	200	_	ns	
Thermal Shutdown Temp.	TJ			165	_	°C	
Thermal Shutdown Hysteresis	ΔT_J			15		°C	
UVLO Enable Threshold	V _{T(UVLO)+}	Increasing V _{CC}	_	4.1	4.6	V	
UVLO Hysteresis	$V_{T(UVLO)hys}$		0.1	0.6	_	V	
Logic Supply Current	I _{CC(ON)}	V _{ENABLE 1} = V _{ENABLE 2} = 0.8 V	-	_	50	mA	
	I _{CC(OFF)}	V _{ENABLE 1} = V _{ENABLE 2} = 2.4 V		_	9.0	mA	

NOTES:1. Typical Data is for design information only.

2. Negative current is defined as coming out of (sourcing) the specified device terminal.

FUNCTIONAL DESCRIPTION

Internal PWM Current Control. The A3966SA and A3966SLB dual H-bridges are designed to drive both windings of a bipolar stepper motor. Load current can be controlled in each motor winding by an internal fixed-frequency PWM control circuit. The current-control circuitry works as follows: when the outputs of the H-bridge are turned on, current increases in the motor winding. The load current is sensed by the current-control comparator via an external sense resistor (R_S). Load current continues to increase until it reaches the predetermined value, set by the selection of external current-sensing resistors and reference input voltage (V_{REF}) according to the equation:

$$I_{TRIP} = I_{OUT} + I_{SO} = V_{REF}/(4 R_S)$$

where I_{SO} is the sense-current error (typically 18 mA) due to the base-drive current of the sink driver transistor.

At the trip point, the comparator resets the source-enable latch, turning off the source driver of that H-bridge. The source turn off of one H-bridge is independent of the other H-bridge. Load inductance causes the current to recirculate through the sink driver and ground-clamp diode. The current decreases until the internal clock oscillator sets the source-enable latches of both H-bridges, turning on the source drivers of both bridges. Load current increases again, and the cycle is repeated.

PHASE

BRIDGE
ON

ALL
OFF

SOURCE
OFF

INTERNAL
OSCILLATOR

Dwg, WM-003-2

The frequency of the internal clock oscillator is set by the external timing components R_TC_T . The frequency can be approximately calculated as:

$$f_{osc} = 1/(R_T C_T + t_{blank})$$

where t_{blank} is defined below.


The range of recommended values for R_T and C_T are 20 $k\Omega$ to 100 $k\Omega$ and 470 pF to 1000 pF respectively. Nominal values of 56 $k\Omega$ and 680 pF result in a clock frequency of 25 kHz.

Current-Sense Comparator Blanking. When the source driver is turned on, a current spike occurs due to the reverse-recovery currents of the clamp diodes and switching transients related to distributed capacitance in the load. To prevent this current spike from erroneously resetting the source enable latch, the current-control comparator output is blanked for a short period of time when the source driver is turned on. The blanking time is set by the timing component C_T according to the equation:

$$t_{blank} = 1900 C_T (\mu s)$$
.

A nominal C_T value of 680 pF will give a blanking time of 1.3 μs .

The current-control comparator is also blanked when the H-bridge outputs are switched by the PHASE or ENABLE inputs. This internally generated blank time is approximately 1 μ s.



www.allegromicro.com 5

FUNCTIONAL DESCRIPTION (continued)

Load Current Regulation. Due to internal logic and switching delays (t_d) , the actual load current peak will be slightly higher than the I_{TRIP} value. These delays, plus the blanking time, limit the minimum value the current control circuitry can regulate. To produce zero current in a winding, the ENABLE terminal should be held high, turning off all output drivers for that H-bridge.

Logic Inputs. A logic high on the PHASE input results in current flowing from OUT_A to OUT_B of that H-bridge. A logic low on the PHASE input results in current flowing from OUT_B to OUT_A . An internally generated dead time (t_{codt}) of approximately 1 μs prevents cross-over current spikes that can occur when switching the PHASE input.

A logic high on the ENABLE input turns off all four output drivers of that H-bridge. This results in a fast current decay through the internal ground clamp and flyback diodes. A logic low on the ENABLE input turns on the selected source and sink driver of that H-bridge.

The ENABLE inputs can be pulse-width modulated for applications that require a fast current-decay PWM. If external current-sensing circuitry is used, the internal current-control logic can be disabled by connecting the $R_T C_T$ terminal to ground.

The REFERENCE input voltage is typically set with a resistor divider from V_{CC} . This reference voltage is internally divided down by 4 to set up the current-comparator trip-voltage threshold. The reference input voltage range is 0 to 2 V.

Output Drivers. To minimize on-chip power dissipation, the sink drivers incorporate a Satlington TM structure. The Satlington output combines the low $V_{CE(sat)}$ features of a saturated transistor and the high peak-current capability of a Darlington (connected) transistor. A graph showing typical output saturation voltages as a function of output current is on the next page.

Miscellaneous Information. Thermal protection circuitry turns off all output drivers should the junction temperature reach +165 °C (typical). This is intended only to protect the device from failures due to excessive junction temperatures and should not imply that output short circuits are permitted. Normal operation is resumed when the junction temperature has decreased about 15 °C.

The A3966 current control employs a fixed-frequency, variable duty cycle PWM technique. As a result, the current-control regulation may become unstable if the duty cycle exceeds 50%.

To minimize current-sensing inaccuracies caused by ground trace I_R drops, each current-sensing resistor should have a separate return to the ground terminal of the device. For low-value sense resistors, the I•R drops in the printed-wiring board can be significant and should be taken into account. The use of sockets should be avoided as their contact resistance can cause variations in the effective value of R_S .


The LOAD SUPPLY terminal, V_{BB} , should be decoupled with an electrolytic capacitor (47 μ F recommended) placed as close to the device as physically practical. To minimize the effect of system ground IR drops on the logic and reference input signals, the system ground should have a low-resistance return to the load supply voltage.


The frequency of the clock oscillator will determine the amount of ripple current. A lower frequency will result in higher current ripple, but reduced heating in the motor and driver IC due to a corresponding decrease in hysteretic core losses and switching losses respectively. A higher frequency will reduce ripple current, but will increase switching losses and EMI.



A3966SA

Dimensions in Inches (controlling dimensions)






NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.


- 2. Lead spacing tolerance is non-cumulative
- 3. Lead thickness is measured at seating plane or below.




A3966SLB

Dimensions in Inches (for reference only)










Dwg. MA-008-16A in

Dimensions in Millimeters (controlling dimensions)







Dwg. MA-008-16A mm

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
2. Lead spacing tolerance is non-cumulative

- 3. Webbed lead frame. Leads 4 and 13 are internally one piece.

www.allegromicro.com 11