High-Speed, 5 V, $0.1 \mu \mathrm{~F}$ CMOS RS-232 Drivers/Receivers

## ADM222/ADM232A/ADM242*

## FEATURES

200 kB/s Transmission Rate
Small ( $0.1 \mu \mathrm{~F}$ ) Charge Pump Capacitors
Single 5 V Power Supply
Meets All EIA-232-E and V. 28 Specifications
Two Drivers and Two Receivers
On-Board DC-DC Converters
$\pm 9$ V Output Swing with 5 V Supply
$\pm 30$ V Receiver Input Levels
Pin Compatible with MAX222/MAX232A/MAX242

## APPLICATIONS

Computers
Peripherals
Modems
Printers
Instruments

## GENERAL DESCRIPTION

The ADM222, ADM232A, ADM242 are a family of high-speed RS-232 line drivers/receivers offering transmission rates up to $200 \mathrm{kB} / \mathrm{s}$. Operating from a single 5 V power supply, a highly efficient on-chip charge pump using small ( $0.1 \mu \mathrm{~F}$ ) external capacitors allows RS-232 bipolar levels to be developed. Two RS-232 drivers and two RS-232 receivers are provided on each device.
The devices are fabricated on BiCMOS, an advanced mixed technology process that combines low power CMOS with highspeed bipolar circuitry. This allows for transmission rates up to $200 \mathrm{kB} / \mathrm{s}$, yet minimizes the quiescent power supply current to under 5 mA .

The ADM232A is a pin-compatible, high-speed upgrade for the AD232 and for the ADM232L. It is available in 16-lead DIP and in both narrow and wide surface-mount (SOIC) packages.

The ADM222 contains an additional shutdown (SHDN) function that may be used to disable the device, thereby reducing the supply current to $0.1 \mu \mathrm{~A}$. During shutdown, all transmit/receive

functions are disabled. The ADM222 is available in 18-lead DIP and in a wide surface-mount (SOIC) package.
The ADM242 combines both shutdown ( $\overline{\mathrm{SHDN}}$ ) and enable $(\overline{\mathrm{EN}})$ functions. The shutdown function reduces the supply current to 0.1 mA . During shutdown, the transmitters are disabled but the receivers continue to operate normally. The enable function allows the receiver outputs to be disabled thereby facilitating sharing a common bus. The ADM242 is available in 18-lead DIP and in a wide surface-mount (SOIC) package.

[^0]REV. A

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RS-232 TRANSMITTERS <br> Output Voltage Swing <br> Input Logic Threshold Low, $\mathrm{V}_{\text {INL }}$ <br> Input Logic Threshold High, $\mathrm{V}_{\text {INH }}$ <br> Logic Pull-Up Current <br> Data Rate <br> Output Resistance <br> Output Short Circuit Current (Instantaneous) | $\begin{aligned} & \pm 5 \\ & \\ & 2.4 \\ & 200 \\ & 300 \end{aligned}$ | $\pm 9$ <br> 1.7 <br> 1.7 <br> 12 $\pm 10$ | 0.8 40 | V <br> V <br> V <br> $\mu \mathrm{A}$ <br> kB/s <br> $\Omega$ <br> mA | All Transmitter Outputs Loaded with $3 \mathrm{k} \Omega$ to Ground <br> $\mathrm{T}_{\mathrm{IN}}$ <br> $\mathrm{T}_{\mathrm{IN}}$ <br> $\mathrm{T}_{\mathrm{IN}}=0 \mathrm{~V}$ $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}+=\mathrm{V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 2 \mathrm{~V}$ |
| RS-232 RECEIVERS <br> RS-232 Input Voltage Range <br> RS-232 Input Threshold Low <br> RS-232 Input Threshold High <br> RS-232 Input Hysteresis <br> RS-232 Input Resistance <br> TTL/CMOS Output Voltage Low, $\mathrm{V}_{\mathrm{OL}}$ <br> TTL/CMOS Output Voltage High, $\mathrm{V}_{\mathrm{OH}}$ TTL/CMOS Output Short-Circuit Current TTL/CMOS Output Short-Circuit Current TTL/CMOS Output Leakage Current <br> $\overline{\text { EN }}$ Input Threshold Low, $\mathrm{V}_{\text {INL }}$ $\overline{\text { EN }}$ Input Threshold High, $\mathrm{V}_{\text {INH }}$ | $\begin{aligned} & -30 \\ & 0.8 \\ & 0.2 \\ & 3 \\ & 3.5 \\ & -2 \\ & 10 \\ & \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.6 \\ & 0.4 \\ & 5 \\ & 0.05 \\ & \\ & -85 \\ & 35 \\ & \pm 0.05 \\ & \\ & 1.4 \\ & 1.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & +30 \\ & 2.4 \\ & 1.0 \\ & 7 \\ & 0.4 \\ & \\ & \pm 10 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{k} \Omega \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \\ & \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{OUT}}=3.2 \mathrm{~mA} \\ & \mathrm{I}_{\text {OUT }}=-1.0 \mathrm{~mA} \\ & \text { Source Current }\left(\mathrm{V}_{\mathrm{OUT}}=\mathrm{GND}\right)^{*} \\ & \text { Sink Current }\left(\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}\right)^{*} \\ & \overline{\text { SHDN }}=\mathrm{GND} / \overline{\mathrm{EN}}=\mathrm{V}_{\mathrm{CC}} \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| POWER SUPPLY <br> Power Supply Current <br> Shutdown Power Supply Current <br> SHDN Input Leakage Current <br> SHDN Input Threshold Low, VINL <br> SHDN Input Threshold High, VINH | 2.0 | $\begin{aligned} & 4 \\ & 13 \\ & 0.1 \\ & 1.4 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & 8 \\ & \\ & 10 \\ & \pm 1 \\ & 0.8 \end{aligned}$ | mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> V | No Load <br> $3 \mathrm{k} \Omega$ Load on Both Outputs |
| AC CHARACTERISTICS <br> Transition Region Slew Rate <br> Transmitter Propagation Delay TTL to RS-232 <br> Receiver Propagation Delay RS-232 to TTL <br> Receiver Output Enable Time Receiver Output Disable Time Transmitter Output Enable Time Transmitter Output Disable Time Transmitter + to - Propagation Delay Difference Receiver + to - Propagation Delay Difference | 3 | $\begin{aligned} & 8 \\ & \\ & 0.85 \\ & 1.0 \\ & 0.1 \\ & 0.3 \\ & 125 \\ & 160 \\ & 250 \\ & 3.5 \\ & 150 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 3.5 \\ & 3.5 \\ & 0.5 \\ & 0.5 \\ & 500 \\ & 500 \end{aligned}$ | V/ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> ns <br> ns <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> ns <br> ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ to $1000 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$ <br> Measured from +3 V to -3 V or -3 V to +3 V <br> $\mathrm{t}_{\text {PHLT }}$ <br> $t_{\text {PLHT }}$ <br> $t_{\text {PHLR }}$ <br> $t_{\text {PLHR }}$ <br> $\mathrm{t}_{\mathrm{ER}}$ <br> $\mathrm{t}_{\mathrm{DR}}$ <br> SHDN Goes High <br> SHDN Goes Low |

[^1]| ABSOLUTE MAXIMUM RATINGS* <br> ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted) |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | 6 V |
| V+ | $\left(\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}\right)$ to +13 V |
|  | . +0.3 V to -13 V |
| Input Voltages |  |
| $\mathrm{T}_{\text {IN }}$ | -0.3 V to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| $\mathrm{R}_{\text {IN }}$ | $\pm 30 \mathrm{~V}$ |
| Output Voltages |  |
| T OUT $^{\text {. . . . . . . . . . . . . . . . . . . }}$ (V+, | (V+, +0.3 V) to (V-, -0.3 V) |
| $\mathrm{R}_{\text {OUT }} \ldots$ | -0.3 V to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| Short Circuit Duration |  |
| T ${ }_{\text {OUT }}$ | Continuous |
| Power Dissipation N-16 | 400 mW |
| (Derate $7.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$ ) |  |
| $\theta_{\text {JA }}$, Thermal Impedance | $80^{\circ} \mathrm{C} / \mathrm{W}$ |
| Power Dissipation R-16N . . . . . . . . . . . . . . . . . . . . . 400 mW <br> (Derate $7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$ ) |  |
|  |  |
| $\theta_{\text {JA }}$, Thermal Impedance | $80^{\circ} \mathrm{C} / \mathrm{W}$ |
| Power Dissipation R-16W . . . . . . . . . . . . . . . . . . . . . 400 mW <br> (Derate $7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$ ) |  |
|  |  |
| $\theta_{\text {JA }}$, Thermal Impedance | $80^{\circ} \mathrm{CW}$ |
| Power Dissipation N-18 . . . . . . . . . . . . . . . . . . . . . . 400 mW <br> (Derate $7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$ ) |  |
|  |  |
| $\theta_{\mathrm{JA}}$, Thermal Impedance | $80^{\circ} \mathrm{C} / \mathrm{W}$ |

## Test Circuits



Figure 1. Transmitter Propagation Delay Timing


Figure 2. Receiver Enable Timing

Power Dissipation R-18W . . . . . . . . . . . . . . . . . . . . . 400 mW
(Derate $7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$ )
$\theta_{\mathrm{JA}}$, Thermal Impedance $80^{\circ} \mathrm{C} / \mathrm{W}$
Operating Temperature Range
Industrial (A Version) . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
Vapor Phase ( 60 sec ) . . . . . . . . . . . . . . . . . . . . . . . . . $215^{\circ} \mathrm{C}$
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$
*This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| ADM222AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP | $\mathrm{N}-18$ |
| ADM222AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Wide SOIC | $\mathrm{R}-18 \mathrm{~W}$ |
| ADM232AAN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP | $\mathrm{N}-16$ |
| ADM232AARN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Narrow SOIC | $\mathrm{R}-16 \mathrm{~N}$ |
| ADM232AARW | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Wide SOIC | $\mathrm{R}-16 \mathrm{~W}$ |
| ADM242AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP | $\mathrm{N}-18$ |
| ADM242AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Wide SOIC | $\mathrm{R}-18 \mathrm{~W}$ |



Figure 3. Receiver Propagation Delay Timing


Figure 4. Receiver Disable Timing

## ADM222/ADM232A/ADM242



Figure 5. Shutdown Test Circuit


Figure 6. Transmitter Shutdown Disable Timing


Figure 7. ADM222 Typical Operating Circuit

## PIN FUNCTION DESCRIPTION

| Mnemonic | Function |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Input, $5 \mathrm{~V} \pm 10 \%$. |
| V+ | Internally generated positive supply $(+10 \mathrm{~V}$ nominal). |
| V- | Internally generated negative supply ( -10 V nominal). |
| GND | Ground Pin. Must be connected to 0 V . |
| C1+ | External capacitor 1, (+ terminal) is connected to this pin. |
| C1- | External capacitor 1, (- terminal) is connected to this pin. |
| C2+ | External capacitor 2, (+ terminal) is connected to this pin. |
| C2- | External capacitor 2, (- terminal) is connected to this pin. |
| $\mathrm{T}_{\text {IN }}$ | Transmitter (Driver) Inputs. These inputs accept TTL/CMOS levels. An internal $400 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ is connected on each input. |
| $\mathrm{T}_{\text {OUT }}$ | Transmitter (Driver) Outputs. These are RS-232 levels (typically $\pm 9 \mathrm{~V}$ ). |
| $\mathrm{R}_{\text {IN }}$ | Receiver Inputs. These inputs accept RS-232 signal levels. An internal $5 \mathrm{k} \Omega$ pull-down resistor to GND is connected on each of these inputs. |
| $\mathrm{R}_{\text {OUT }}$ | Receiver Outputs. These are TTL/CMOS levels. |
| NC | No Connect. No connections are required to this pin. |
| $\overline{\mathrm{EN}}$ | (ADM242 Only) Active Low Digital Input. May be used to enable or disable (three-state) both receiver outputs. |
| $\overline{\text { SHDN }}$ | (ADM222 and ADM242) Active Low Digital Input. May be used to disable the device so that the power consumption is minimized. On the ADM222 all drivers and receivers are disabled. On the ADM242 the drivers are disabled but the receivers remain enabled. |
|  | NC |
|  | $\mathrm{C} 1+2$ |
|  | $\mathrm{V}+3$ - 16 GND |
|  | $\text { C1- }-4 \text { ADM222 }{ }^{15} \text { T1OUT }$ |
|  |  |
|  |  |
|  | $v-7$ - ${ }^{12} \mathrm{~T}_{1 \mathrm{~N}}$ |
|  |  |
|  |  |
|  | NC = NO CONNECT |

Figure 8. ADM222 DIP and SOIC Pin Configurations


Figure 9. ADM232A DIP/SOIC Pin Configuration


Figure 10. ADM232A Typical Operating Circuit


Figure 11. ADM242 DIP/SOIC Pin Configuration


Figure 12. ADM242 Typical Operating Circuit

## GENERAL INFORMATION

The ADM222/ADM232A/ADM242 are high-speed RS-232 drivers/receivers requiring a single digital 5 V supply. The RS-232 standard requires transmitters that will deliver $\pm 5 \mathrm{~V}$ minimum on the transmission channel and receivers that can accept signal levels down to $\pm 3 \mathrm{~V}$. The parts achieve this by integrating stepup voltage converters and level-shifting transmitters and receivers onto the same chip. CMOS technology is used to keep the power dissipation to an absolute minimum. All devices contain an internal charge pump voltage doubler and a voltage inverter that generates $\pm 10 \mathrm{~V}$ from the 5 V input. Four external $0.1 \mu \mathrm{~F}$ capacitors are required for the internal charge pump voltage converter.
The ADM222/ADM232A/ADM242 is a modification, enhancement and improvement to the AD230-AD241 family and derivatives thereof. It is essentially plug-in-compatible and does not have materially different applications.

## CIRCUIT DESCRIPTION

The internal circuitry consists of four main sections. These are:

> Charge Pump Voltage Converter
> TTL/CMOS to RS-232 Transmitters
> RS-232 to TTL/CMOS Receivers
> Enable and Shutdown Functions.

## Charge Pump DC-DC Voltage Converter

The Charge Pump Voltage converter consists of an oscillator and a switching matrix. The converter generates a $\pm 10 \mathrm{~V}$ supply from the input 5 V level. This is done in two stages using a switched capacitor technique. The 5 V input supply is doubled to 10 V using capacitor C 1 as the charge storage element. The -10 V level is also generated from the input 5 V supply using C 1 and C 2 as the storage elements.
Capacitors C3 and C4 are used to reduce the output ripple. Their values are not critical and can be reduced if higher levels of ripple are acceptable. The charge pump capacitors C1 and C 2 may also be reduced at the expense of higher output impedance on the $\mathrm{V}+$ and V - supplies.
The $\mathrm{V}+$ and V - supplies may also be used to power external circuitry if the current requirements are small. Please refer to the typical performance characteristics which shows the $\mathrm{V}+, \mathrm{V}-$ output voltage vs. current.
In the shutdown mode the charge pump is disabled and $\mathrm{V}+$ decays to $\mathrm{V}_{\mathrm{CC}}$ while V - decays to 0 V .

## Transmitter (Driver) Section

The Drivers convert TTL/CMOS input levels into RS-232 output levels. With $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and driving a typical RS-232 load, the output voltage swing is $\pm 9 \mathrm{~V}$. Even under worst-case conditions the drivers are guaranteed to meet the $\pm 5 \mathrm{~V}$ RS-232 minimum requirement.

The input threshold levels are both TTL- and CMOS-compatible with the switching threshold set at $\mathrm{V}_{\mathrm{CC}} / 4$. With a nominal $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, the switching threshold is 1.25 V typical. Unused inputs may be left unconnected, as an internal $400 \mathrm{k} \Omega$ pull-up resistor pulls them high forcing the outputs into a low state.
As required by the RS-232 standard, the slew rate is limited to less than $30 \mathrm{~V} / \mu \mathrm{s}$ without the need for an external slew limiting capacitor, and the output impedance in the power-off state is greater than $300 \Omega$.

## Receiver Section

The receivers are inverting level-shifters that accept RS-232 input levels ( $\pm 3 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ ) and translate them into $5 \mathrm{~V} \mathrm{TTL} /$ CMOS levels. The inputs have internal $5 \mathrm{k} \Omega$ pull-down resistors to ground and are also protected against overvoltages of up to $\pm 30 \mathrm{~V}$. The guaranteed switching thresholds are 0.8 V minimum and 2.4 V maximum, which are well within the $\pm 3 \mathrm{~V}$ RS-232 requirement. The low level threshold is deliberately positive as it ensures that an unconnected input will be interpreted as a low level.
The receivers have Schmitt trigger input with a hysteresis level of 0.5 V . This ensures error-free reception for both noisy inputs and for inputs with slow transition times

## Enable and Shutdown Functions

On the ADM222, both receivers are fully disabled during shutdown.
On the ADM242, both receivers continue to operate normally. This function is useful for monitoring activity so that when it occurs, the device can be taken out of the shutdown mode.
The ADM242 also contains a receiver enable function ( $\overline{\mathrm{EN}})$ which can be used to fully disable the receivers, independent of SHDN.

## APPLICATIONS INFORMATION

A selection of typical operating circuits is shown in TPCs 1-6 and Figure 13.


Figure 13. Transmitter Output Disable Timing

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


18-Lead Plastic DIP
( $\mathrm{N}-18$ )



[^0]:    *Protected by U.S. Patent No. 5,237,209.

[^1]:    *Guaranteed by design, not production tested.
    Specifications subject to change without notice.

