

### Features


- 2.5 V bandgap reference trimmed to 1.0% and temperature-compensated
- Standard temperature range extended to 105°C
- AS3842/3 oscillations trimmed for precision duty cycle clamp
- AS3844/5 have exact 50% max duty cycle clamp
- Advanced oscillator design simplifies synchronization
- Improved specs on UVLO and hysteresis provide more predictable start-up and shutdown
- Improved 5 V regulator provides better AC noise immunity
- Guaranteed performance with current sense pulled below ground

### Description


The AS3842 family of control ICs provide pin-for-pin replacement of the industry standard UC3842 series of devices. The devices are redesigned to provide significantly improved tolerances in power supply manufacturing. The 2.5 V reference has been trimmed to 1.0% tolerance. The oscillator discharge current is trimmed to provide guaranteed duty cycle clamping rather than specified discharge current. The circuit is more completely specified to guarantee all parameters impacting power supply manufacturing tolerances.

In addition, the oscillator and flip-flop sections have been enhanced to provide additional performance. The  $R_T/C_T$  pin now doubles as a synchronization input that can be easily driven from open collector/open drain logic outputs. This sync input is a high impedance input and can easily be used for externally clocked systems. The new flip-flop topology allows the duty cycle on the AS3844/5 to be guaranteed between 49 and 50%. The AS3843/5 requires less than 0.5 mA of start-up current over the full temperature range.

### Pin Configuration — Top view



### Ordering Information



**Table A**

Model	$V_{CC(min)}$	$V_{CC(on)}$	Duty Cycle	
			Typ.	$I_{CC}$
AS3842	10	16	97%	0.5 mA
AS3843	7.6	8.4	97%	0.3 mA
AS3844	10	16	49.5%	0.5 mA
AS3845	7.6	8.4	49.5%	0.3 mA

## Functional Block Diagram




Figure 1. Block Diagram of the AS3842/3/4/5

## Pin Function Description

Pin Number	Function	Description
1	COMP	This pin is the error amplifier output. Typically used to provide loop compensation to maintain $V_{FB}$ at 2.5 V.
2	$V_{FB}$	Inverting input of the error amplifier. The non-inverting input is a trimmed 2.5 V bandgap reference.
3	Current Sense	A voltage proportional to inductor current is connected to the input. The PWM uses this information to terminate the gate drive of the output.
4	$R_T/C_T$	Oscillator frequency and maximum output duty cycle are set by connecting a resistor ( $R_T$ ) to $V_{REG}$ and a capacitor ( $C_T$ ) to ground. Pulling this pin to ground or to $V_{REG}$ will accomplish a synchronization function.
5	GND	Circuit common ground, power ground, and IC substrate.
6	Output	This output is designed to directly drive a power MOSFET switch. This output can sink or source peak currents up to 1A. The output for the AS3844/5 switches at one-half the oscillator frequency.
7	$V_{CC}$	Positive supply voltage for the IC.
8	$V_{REG}$	This 5 V regulated output provides charging current for the capacitor $C_T$ through the resistor $R_T$ .

**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Supply Voltage ( $I_{CC} < 30 \text{ mA}$ )	$V_{CC}$	Self-Limiting	V
Supply Voltage (Low Impedance Source)	$V_{CC}$	30	V
Output Current	$I_{OUT}$	$\pm 1$	A
Output Energy (Capacitive Load)		5	$\mu\text{J}$
Analog Inputs (Pin 2, Pin 3)		-0.3 to 30	V
Error Amp Sink Current		10	mA
Maximum Power Dissipation	$P_D$		
	8L SOIC		750 mW
	8L PDIP		1000 mW
	14L SOIC		950 mW
Maximum Junction Temperature	$T_J$	150	$^{\circ}\text{C}$
Operating Temperature		0 to 150	$^{\circ}\text{C}$
Storage Temperature Range	$T_{STG}$	-65 to 150	$^{\circ}\text{C}$
Lead Temperature, Soldering 10 Seconds	$T_L$	300	$^{\circ}\text{C}$

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Recommended Conditions**

Parameter	Symbol	Rating	Unit
Supply Voltage	$V_{CC}$		
AS3842,4		15	V
AS3843,5		10	V
Oscillator	$f_{OSC}$	50 to 500	kHz

**Typical Thermal Resistances**

Package	$\theta_{JA}$	$\theta_{JC}$	Typical Derating
8L PDIP	95 $^{\circ}\text{C}/\text{W}$	50 $^{\circ}\text{C}/\text{W}$	10.5 mW/ $^{\circ}\text{C}$
8L SOIC	175 $^{\circ}\text{C}/\text{W}$	45 $^{\circ}\text{C}/\text{W}$	5.7 mW/ $^{\circ}\text{C}$
14L SOIC	130 $^{\circ}\text{C}/\text{W}$	35 $^{\circ}\text{C}/\text{W}$	7.7 mW/ $^{\circ}\text{C}$

## Electrical Characteristics

Electrical characteristics are guaranteed over full junction temperature range (0 to 105°C). Ambient temperature must be derated based on power dissipation and package thermal characteristics. The conditions are:  $V_{CC} = 15\text{ V}$ ,  $R_T = 10\text{ k}\Omega$ , and  $C_T = 3.3\text{ nF}$ , unless otherwise stated. To override UVLO,  $V_{CC}$  should be raised above 17 V prior to test.

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
<b>5 V Regulator</b>						
Output Voltage	$V_{REG}$	$T_J = 25^\circ\text{C}$ , $I_{REG} = 1\text{ mA}$	4.95	5.00	5.05	V
Line Regulation	PSRR	$12 \leq V_{CC} \leq 25\text{ V}$		2	10	mV
Load Regulation		$1 \leq I_{REG} \leq 20\text{ mA}$		2	10	mV
Temperature Stability <sup>1</sup>	$TC_{REG}$			0.2	0.4	mV/°C
Total Output Variation <sup>1</sup>		Line, load, temperature	4.85		5.15	V
Long-term Stability <sup>1</sup>		Over 1,000 hrs at 25°C		5	25	mV
Output Noise Voltage	$V_{NOISE}$	$10\text{ Hz} \leq f \leq 100\text{ kHz}$ , $T_J = 25^\circ\text{C}$		50		$\mu\text{V}$
Short Circuit Current	$I_{SC}$		30	100	180	mA
<b>2.5 V Internal Reference</b>						
Nominal Voltage	$V_{FB}$	$T = 25^\circ\text{C}$ ; $I_{REG} = 1\text{ mA}$	2.475	2.500	2.525	V
Line Regulation	PSRR	$12\text{ V} \leq V_{CC} \leq 25\text{ V}$		2	5	mV
Load Regulation		$1 \leq I_{REG} \leq 20\text{ mA}$		2	5	mV
Temperature Stability <sup>1</sup>	$TC_{VFB}$			0.1	0.2	mV/°C
Total Output Variation <sup>1</sup>		Line, load, temperature	2.450	2.500	2.550	V
Long-term Stability <sup>1</sup>		Over 1,000 hrs at 125°C		2	12	mV
<b>Oscillator</b>						
Initial Accuracy	$f_{OSC}$	$T_J = 25^\circ\text{C}$	47	52	57	kHz
Voltage Stability		$12\text{ V} \leq V_{CC} \leq 25\text{ V}$		0.2	1	%
Temperature Stability <sup>1</sup>	$TC_f$	$T_{MIN} \leq T_J \leq T_{MAX}$		5		%
Amplitude	$f_{OSC}$	$V_{RT/CT}$ peak-to-peak		1.6		V
Upper Trip Point	$V_H$			2.9		V
Lower Trip Point	$V_L$			1.3		V
Sync Threshold	$V_{SYNC}$		400	600	800	mV
Discharge Current	$I_D$		7.5	8.7	9.5	mA
Duty Cycle Limit		$R_T = 680\ \Omega$ , $C_T = 5.3\text{ nF}$ , $T_J = 25^\circ\text{C}$	46	50	52	%

**Electrical Characteristics (cont'd)**

Electrical characteristics are guaranteed over full junction temperature range (0 to 105°C). Ambient temperature must be derated based on power dissipation and package thermal characteristics. The conditions are:  $V_{CC} = 15\text{ V}$ ,  $R_T = 10\text{ k}\Omega$ , and  $C_T = 3.3\text{ nF}$ , unless otherwise stated. To override UVLO,  $V_{CC}$  should be raised above 17 V prior to test.

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
<b>Error Amplifier</b>						
Input Voltage	$V_{FB}$	$T_J = 25^\circ\text{C}$	2.475	2.500	2.525	V
Input Bias Current	$I_{BIAS}$			-0.1	-1	$\mu\text{A}$
Voltage Gain	$A_{VOL}$	$2 \leq V_{COMP} \leq 4\text{ V}$	65	90	1	dB
Transconductance	$G_m$			1		mA/mV
Unity Gain Bandwidth <sup>1</sup>	GBW		0.8	1.2		MHz
Power Supply Rejection Ratio	PSRR	$12 \leq V_{CC} \leq 25\text{ V}$	60	70		dB
Output Sink Current	$I_{COMPL}$	$V_{FB} = 2.7\text{ V}$ , $V_{COMP} = 1.1\text{ V}$	2	6		mA
Output Source Current	$I_{COMPH}$	$V_{FB} = 2.3\text{ V}$ , $V_{COMP} = 5\text{ V}$	0.5	0.8		mA
Output Swing High	$V_{COMPH}$	$V_{FB} = 2.3\text{ V}$ , $R_L = 15\text{ k}\Omega$ to Ground	5	5.5		V
Output Swing Low	$V_{COMPL}$	$V_{FB} = 2.7\text{ V}$ , $R_L = 15\text{ k}\Omega$ to Pin 8		0.7	1.1	V
<b>Current Sense Comparator</b>						
Transfer Gain <sup>2,3</sup>	$AV_{CS}$	$-0.2 \leq V_{SENSE} \leq 0.8\text{ V}$	2.85	3.0	3.15	V/V
$I_{SENSE}$ Level Shift <sup>2</sup>	$V_{LS}$	$V_{SENSE} = 0\text{ V}$		1.5		V
Maximum Input Signal <sup>2</sup>		$V_{COMP} = 5\text{ V}$	0.9	1	1.1	V
Power Supply Rejection Ratio	PSRR	$12 \leq V_{CC} \leq 25\text{ V}$		70		dB
Input Bias Current	$I_{BIAS}$			-1	-10	$\mu\text{A}$
Propagation Delay to Output <sup>1</sup>	$t_{PD}$			85	150	ns
<b>Output</b>						
Output Low Level	$V_{OL}$	$I_{SINK} = 20\text{ mA}$		0.1	0.4	V
	$V_{OL}$	$I_{SINK} = 200\text{ mA}$		1.5	2.2	V
Output High Level	$V_{OH}$	$I_{SOURCE} = 20\text{ mA}$	13	13.5		V
	$V_{OH}$	$I_{SOURCE} = 200\text{ mA}$	12	13.5		V
Rise Time <sup>1</sup>	$t_R$	$C_L = 1\text{ nF}$		50	150	ns
Fall Time <sup>1</sup>	$t_F$	$C_L = 1\text{ nF}$		50	150	ns
<b>Housekeeping</b>						
Start-up Threshold	$V_{CC(on)}$	3842/4	15	16	17	V
		3843/5	7.8	8.4	9.0	V
Minimum Operating Voltage After Turn On	$V_{CC(min)}$	3842/4	9	10	11	V
		3843/5	7.0	7.6	8.2	V
Output Low Level in UV State	$V_{OUV}$	$I_{SINK} = 20\text{ mA}$ , $V_{CC} = 6\text{ V}$		1.5	2.0	V
Over-Temperature Shutdown <sup>4</sup>	$T_{OT}$			125		$^\circ\text{C}$

**Electrical Characteristics (cont'd)**

Electrical characteristics are guaranteed over full junction temperature range (0 to 105°C). Ambient temperature must be derated based on power dissipation and package thermal characteristics. The conditions are:  $V_{CC} = 15\text{ V}$ ,  $R_T = 10\text{ k}\Omega$ , and  $C_T = 3.3\text{ nF}$ , unless otherwise stated. To override UVLO,  $V_{CC}$  should be raised above 17 V prior to test.

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
<b>PWM</b>						
Maximum Duty Cycle	$D_{max}$	3842/3	94	97	100	%
Minimum Duty Cycle	$D_{min}$	3842/3			0	%
Maximum Duty Cycle	$D_{max}$	3844/5	49	49.5	50	%
Minimum Duty Cycle	$D_{min}$	3844/5			0	%
<b>Supply Current</b>						
Start-up Current	$I_{CC}$	3842/4, $V_{FB} = V_{SENSE} = 0\text{ V}$ , $V_{CC} = 14\text{ V}$		0.5	1.0	mA
		3843/5, $V_{FB} = V_{SENSE} = 0\text{ V}$ , $V_{CC} = 7\text{ V}$		0.3	0.5	mA
Operating Supply Current	$I_{CC}$			9	17	mA
$V_{CC}$ Zener Voltage	$V_Z$	$I_{CC} = 25\text{ mA}$		30		V

## Notes:

1. This parameter is not 100% tested in production.
2. Parameter measured at trip point of PWM latch.
3. Transfer gain is the relationship between current sense input and corresponding error amplifier output at the PWM latch trip point and is mathematically expressed as follows:

$$A = \frac{\Delta I_{COMP}}{\Delta V_{SENSE}} ; -0.2 \leq V_{SENSE} \leq 0.8\text{ V}$$

4. At the over-temperature threshold,  $T_{OT}$ , the oscillator is disabled. The 5 V reference and the PWM stages, including the PWM latch, remain powered.

Typical Performance Curves




Figure 2




Figure 3




Figure 4




Figure 5

Typical Performance Curves




Figure 6




Figure 7




Figure 8




Figure 9



Typical Performance Curves




Figure 10




Figure 11




Figure 12




Figure 13

## Application Information

The AS3842/3/4/5 family of current-mode control ICs are low cost, high performance controllers which are pin compatible with the industry standard UC3842 series of devices. Suitable for many switch mode power supply applications, these ICs have been optimized for use in high frequency off-line and DC-DC converters. The AS3842 has been enhanced to provide significantly improved performance, resulting in exceptionally better tolerances in power supply manufacturing. In addition, all electrical characteristics are guaranteed over the full 0 to 105°C temperature range. Among the many enhancements are: a precision trimmed 2.5 volt reference (+/- 1% of nominal at the error amplifier input), a significantly reduced propagation delay from current sense input to the IC output, a trimmed oscillator for precise duty-cycle clamping, a modified flip-flop scheme that gives a true 50% duty ratio clamp on 3844/45 types, and an improved 5 V regulator for better AC noise immunity. Furthermore, the AS3842 provides guaranteed performance with current sense input below ground. The advanced oscillator design greatly simplifies synchronization. The device is more completely specified to guarantee all parameters that impact power supply manufacturing tolerances.

## Section 1 – Theory of Operation

The functional block diagram of the AS3842 is shown in Figure 1. The IC is comprised of the six basic functions necessary to implement current mode control; the under-voltage lockout; the reference; the oscillator; the error amplifier; the current sense comparator/PWM latch; and the output. The following paragraphs will describe the theory of operation of each of the functional blocks.

### 1.1 Under-voltage lockout (UVLO)

The under-voltage lockout function of the AS3842 holds the IC in a low quiescent current ( $\leq 1 \text{ mA}$ ) “standby” mode until the supply voltage ( $V_{CC}$ ) exceeds the upper UVLO threshold voltage. This guarantees that all of the IC’s internal circuitry are properly biased and fully functional before the output stage is enabled. Once the IC turns on, the UVLO threshold shifts to a lower level (hysteresis) to prevent  $V_{CC}$  oscillations.

The low quiescent current standby mode of the AS3842 allows “bootstrapping”—a technique used in off-line converters to start the IC from the rectified AC line voltage initially, after which power to the IC is provided by an auxiliary winding off the power supply’s main transformer. Figure 14 shows a typical bootstrap circuit where capacitor (C) is




Figure 14. Bootstrap Circuit

charged via resistor (R) from the rectified AC line. When the voltage on the capacitor ( $V_{CC}$ ) reaches the upper UVLO threshold, the IC (and hence, the power supply) turns on and the voltage on C begins to quickly discharge due to the increased operating current. During this time, the auxiliary winding begins to supply the current necessary to run the IC. The capacitor must be sufficiently large to maintain a voltage greater than the lower UVLO threshold during start-up. The value of R must be selected to provide greater than 1 mA of current at the minimum DC bus voltage ( $R < V_{DCmin}/1 \text{ mA}$ ).

The UVLO feature of the AS3842 has significant advantages over standard 3842 devices. First, the UVLO thresholds are based on a temperature compensated bandgap reference rather than conventional zeners. Second, the UVLO disables the output at power down, offering additional protection in cases where  $V_{REG}$  is heavily decoupled. The UVLO on some 3842 devices shuts down the 5 volt regulator only, which results in eventual power down of the output only after the 5 volt rail collapses. This can lead to unwanted stresses on the switching devices during power down. The AS3842 has two separate comparators which monitor both  $V_{CC}$  and  $V_{REF}$  and hold the output low if either are not within specification.

The AS3842 family offers two different UVLO options. The AS3842/4 has UVLO thresholds of 16 volts (on) and 10 volts (off). The AS3843/5 has UVLO levels of 8.4 volts (on) and 7.6 volts (off).

### 1.2 Reference ( $V_{REG}$ and $V_{FB}$ )

The AS3842 effectively has two precise bandgap based temperature compensated voltage references. Most obvious is the  $V_{REG}$  pin (pin 8) which is the output of a series pass regulator. This 5.0 V output is normally used to provide charging current to the oscillator's timing capacitor (Section 1.3). In addition, there is a trimmed internal 2.5 V reference which is connected to the non-inverting (+) input of the error amplifier. The tolerance of

the internal reference is  $\pm 1\%$  over the full specified temperature range, and  $\pm 1\%$  for  $V_{REG}$ .

The reference section of the AS3842 is greatly improved over the standard 3842 in a number of ways. For example, in a closed loop system, the voltage at the error amplifier's inverting input ( $V_{FB}$ , pin 1) is forced by the loop to match the voltage at the non-inverting input. Thus,  $V_{FB}$  is the voltage which sets the accuracy of the entire system. The 2.5 V reference of the AS3842 is tightly trimmed for precision at  $V_{FB}$ , including errors caused by the op amp, and is specified over temperature. This method of trim provides a precise reference voltage for the error amplifier while maintaining the original 5 V regulator specifications. In addition, force/sense (Kelvin) bonding to the package pin is utilized to further improve the 5 V load regulation. Standard 3842s, on the other hand, specify tight regulation for the 5 V output only and rate it over line, load and temperature. The voltage at  $V_{FB}$ , which is of critical importance, is loosely specified and only at 25°C.

The reference section, in addition to providing a precise DC reference voltage, also powers most of the IC's internal circuitry. Switching noise, therefore, can be internally coupled onto the reference. With this in mind, all of the logic within the AS3842 was designed with ECL type circuitry which generates less switching noise because it runs at essentially constant current regardless of logic state. This, together with improved AC noise rejection, results in substantially less switching noise on the 5 V output.

The reference output is short circuit protected and can safely deliver more than 20 mA to power external circuitry.

### 1.3 Oscillator

The newly designed oscillator of the AS3842 is enhanced to give significantly improved performance. These enhancements are discussed in

the following paragraphs. The basic operation of the oscillator is as follows:

A simple RC network is used to program the frequency and the maximum duty ratio of the AS3842 output. See Figure 15. Timing capacitor ( $C_T$ ) is charged through timing resistor ( $R_T$ ) from the fixed 5.0 V at  $V_{REG}$ . During the charging time, the OUT (pin 6) is high. Assuming that the output is not terminated by the PWM latch, when the voltage across  $C_T$  reaches the upper oscillator trip point ( $\approx 3.0$  V), an internal current sink from pin 4 to ground is turned on and discharges  $C_T$  towards the lower trip point. During this discharge time, an internal clock pulse blanks the output to its low state. When the voltage across  $C_T$  reaches the lower trip point ( $\approx 1.3$  V), the current sink is turned off, the output goes high, and the cycle repeats. Since the output is blanked during the discharge of  $C_T$ , it is the discharge time which controls the output deadtime and hence, the maximum duty ratio.

The nature of the AS3842 oscillator circuit is such that, for a given frequency, many combinations of  $R_T$  and  $C_T$  are possible. However, only one value of  $R_T$  will yield the desired maximum duty ratio at a given frequency. Since a precise maximum duty ratio clamp is critical for many power supply designs, the oscillator discharge current is trimmed in a unique manner which provides significantly improved tolerances as explained later in this section. In addition, the AS3844/5 options have an internal flip-flop which effectively blanks every other output pulse (the oscillator runs at twice the output frequency), providing an absolute maximum 50% duty ratio regardless of discharge time.

### 1.3.1 Selecting timing components $R_T$ and $C_T$

The values of  $R_T$  and  $C_T$  can be determined mathematically by the following expressions:

$$C_T = \frac{D}{R_T f_{OSC} \ln\left(\frac{K_L}{K_H}\right)} = \frac{1.63D}{R_T f_{OSC}} \quad (1)$$





Figure 15. Oscillator Set-up and Waveforms

$$R_T = \frac{V_{REG}}{I_D} \cdot \frac{(K_L)^{\frac{1}{D}} - (K_H)^{\frac{1}{D}}}{(K_L)^{\frac{1-D}{D}} - (K_H)^{\frac{1-D}{D}}} \quad (2)$$

$$= 582 \cdot \frac{(0.736)^{\frac{1}{D}} - (0.432)^{\frac{1}{D}}}{(0.736)^{\frac{1-D}{D}} - (0.432)^{\frac{1-D}{D}}}$$

$$K_L = \frac{V_{REG} - V_L}{V_{REG}} \approx 0.736 \quad (3)$$

$$K_H = \frac{V_{REG} - V_H}{V_H} \approx 0.432 \quad (4)$$

where  $f_{osc}$  is the oscillator frequency,  $D$  is the maximum duty ratio,  $V_H$  is the oscillator's upper trip point,  $V_L$  is the lower trip point,  $V_R$  is the Reference voltage,  $I_D$  is the discharge current.

Table 1 lists some common values of  $R_T$  and the corresponding maximum duty ratio. To select the timing components; first, use Table 1 or equation (2) to determine the value of  $R_T$  that will yield the desired maximum duty ratio. Then, use equation (1) to calculate the value of  $C_T$ . For example, for a switching frequency of 250 kHz and a maximum duty ratio of 50%, the value of  $R_T$ , from Table 1, is 683  $\Omega$ . Applying this value to equation (1) and solving for  $C_T$  gives a value of 4700 pF. In practice, some fine tuning of the initial values may be necessary during design. However, due to the advanced design of the AS3842 oscillator, once the final values are determined, they will yield repeatable results, thus eliminating the need for additional trimming of the timing components during manufacturing.

### 1.3.2 Oscillator enhancements

The AS3842 oscillator is trimmed to provide guaranteed duty ratio clamping. This means that the discharge current ( $I_D$ ) is trimmed to a value

**Table 1.  $R_T$  vs Maximum Duty Ratio**

$R_T$ ( $\Omega$ )	Dmax
470	22%
560	37%
683	50%
750	54%
820	58%
910	63%
1,000	66%
1,200	72%
1,500	77%
1,800	81%
2,200	85%
2,700	88%
3,300	90%
3,900	91%
4,700	93%
5,600	94%
6,800	95%
8,200	96%
10,000	97%
18,000	98%

that compensates for all of the tolerances within the device (such as the tolerances of  $V_{REG}$ , propagation delays, the oscillator trip points, etc.) which have an effect on the frequency and maximum duty ratio. For example, if the combined tolerances of a particular device are 0.5% above nominal, then  $I_D$  is trimmed to 0.5% above nominal. This method of trimming virtually eliminates the need to trim external oscillator components during power supply manufacturing. Standard 3842 devices specify or trim only for a specific value of discharge current. This makes precise

and repeatable duty ratio clamping virtually impossible due to other IC tolerances. The AS3844/5 provides true 50% duty ratio clamping by virtue of excluding from its flip-flop scheme, the normal output blanking associated with the discharge of  $C_T$ . Standard 3844/5 devices include the output blanking associated with the discharge of  $C_T$ , resulting in somewhat less than a 50% duty ratio.

**1.3.3 Synchronization**

The advanced design of the AS3842 oscillator simplifies synchronizing the frequency of two or more devices to each other or to an external clock. The  $R_T/C_T$  doubles as a synchronization input which can easily be driven from any open collector logic output. Figure 16 shows some simple circuits for implementing synchronization.

**1.4 Error amplifier (COMP)**

The AS3842 error amplifier is a wide bandwidth, internally compensated operational amplifier which provides a high DC open loop gain (90 dB). The input to the amplifier is a PNP differential pair. The non-inverting (+) input is internally connected to the 2.5 V reference, and the inverting (-) input is available at pin 2 ( $V_{FB}$ ). The output of the error amplifier consists of an active pull-down and a 0.8 mA current source pull-up as shown in Figure 17. This type of output stage allows easy implementation of soft start, latched shutdown and reduced current sense clamp functions. It also permits wire "OR-ing" of the error amplifier outputs of several 3842s, or complete bypass of the error amplifier when its output is forced to remain in its "pull-up" condition.




Figure 16. Synchronization




Figure 17. Error Amplifier Compensation

In most typical power supply designs, the converter’s output voltage is divided down and monitored at the error amplifier’s inverting input,  $V_{FB}$ . A simple resistor divider network is used and is scaled such that the voltage at  $V_{FB}$  is 2.5 V when the converter’s output is at the desired voltage. The voltage at  $V_{FB}$  is then compared to the internal 2.5 V reference and any slight difference is amplified by the high gain of the error amplifier. The resulting error amplifier output is level shifted by two diode drops and is then divided by three to provide a 0 to 1 V reference ( $V_E$ ) to one input of the current sense comparator. The level shifting reduces the input voltage range of the current sense input and prevents the output from going high when the error amplifier output is forced to its low state. An internal clamp limits  $V_E$  to 1.0 V. The purpose of the clamp is discussed in Section 1.5.

**1.4.1 Loop compensation**

Loop compensation of a power supply is necessary to ensure stability and provide good line/load regulation and dynamic response. It is normally provided by a compensation network connected between the error amplifier’s output (COMP) and inverting input as shown in Figure 17. The type of network used depends on the converter topology

and in particular, the characteristics of the major functional blocks within the supply — i.e. the error amplifier, the modulator/switching circuit, and the output filter. In general, the network is designed such that the converter’s overall gain/phase response approaches that of a single pole with a  $-20$  dB/decade rolloff, crossing unity gain at the highest possible frequency (up to  $f_{SW}/4$ ) for good dynamic response, with adequate phase margin ( $> 45^\circ$ ) to ensure stability.

Figure 18 shows the Gain/Phase response of the error amplifier. The unity gain crossing is at 1.2 MHz with approximately  $57^\circ$  of phase margin. This information is useful in determining the configuration and characteristics required for the compensation network.

One of the simplest types of compensation networks is shown in Figure 19. An RC network provides a single pole which is normally set to compensate for the zero introduced by the output capacitor’s ESR. The frequency of the pole ( $f_P$ ) is determined by the formula;

$$f_P = \frac{1}{2\pi R_f C_f} \tag{5}$$




Figure 18. Gain/Phase Response of the AS3842




Figure 19. A Typical Compensation Network

Resistors  $R_1$  and  $R_F$  set the low frequency gain and should be chosen to provide the highest possible gain, without exceeding the unity gain crossing frequency limit of  $f_{SW}/4$ .  $R_{BIAS}$ , in conjunction with  $R_1$ , sets the converter's output voltage; but has no effect on the loop gain/phase response.

There are a few converter design considerations associated with the error amplifier. First, the values of the divider network ( $R_1$  and  $R_{BIAS}$ ) should be kept low in order to minimize errors caused by the error amplifier's input bias current. An output voltage error equal to the product of the input bias current and the equivalent divider resistance, can be quite significant with divider values greater than 5 k $\Omega$ . Low divider resistor values also help to improve the noise immunity of the sensitive  $V_{FB}$  input.

The second consideration is that the error amplifier will typically source only 0.8 mA; thus, the value of feedback resistance ( $R_F$ ) should be no lower than 5 k $\Omega$  in order to maintain the error amplifier's full output range. In practice, however, the feedback resistance required is usually much greater than 5 k $\Omega$ , hence this limitation is normally not a problem.

Some power supply topologies may require a more elaborate compensation network. For example, flyback and boost converters operating with continuous current have transfer functions that include a right half plane (RHP) zero. These types of systems require an additional pole element within the compensation network. A detailed discussion of loop compensation, however, is beyond the scope of this application note.

### 1.5 $I_{SENSE}$ current comparator/PWM latch

The current sense comparator (sometimes called the PWM comparator) and accompanying latch circuitry make up the pulse width modulator (PWM). It provides pulse-by-pulse current

sensing/limiting and generates a variable duty ratio pulse train which controls the output voltage of the power supply. Included is a high speed comparator followed by ECL type logic circuitry which has very low propagation delays and switching noise. This is essential for high frequency power supply designs. The comparator has been designed to provide guaranteed performance with the current sense input below ground. The PWM latch ensures that only one pulse is allowed at the output for each oscillator period.

The inverting input to the current sense comparator is internally connected to the level shifted output of the error amplifier ( $V_E$ ) as discussed in the previous section. The non-inverting input is the  $I_{SENSE}$  input (pin 3). It monitors the switched inductor current of the converter.

Figure 20 shows the current sense/PWM circuitry of the AS3842, and associated waveforms. The output is set high by an internal clock pulse and remains high until one of two conditions occurs; 1) the oscillator times out (Section 1.3) or 2) the PWM latch is set by the current sense comparator. During the time when the output is high, the converter's switching device is turned on and current flows through resistor  $R_S$ . This produces a stepped ramp waveform at pin 3 as shown in Figure 20. The current will continue to ramp up until it reaches the level of  $V_E$  at the inverting input. At that point, the comparator's output goes high, setting the PWM latch and the output pulse is then terminated. Thus,  $V_E$  is a variable reference for the current sense comparator, and it controls the peak current sensed by  $R_S$  on a cycle-by-cycle basis.  $V_S$  varies in proportion to changes in the input voltage/current (inner control loop) while  $V_E$  varies in proportion to changes in the converter's output voltage/current (outer control loop). The two control loops merge at the current sense comparator, producing a variable duty ratio pulse train that controls the output of the converter.





latch is still fully operative, and the normal termination of this cycle by the current sense comparator will latch the output low until the over-temperature condition is rectified. Cycling the power will reset the over-temperature disable mechanism, or the chip will re-start after cooling through a nominal hysteresis band.

**Section 2 – Design Considerations**

**2.1 Leading edge filter**

The current sensed by  $R_S$  contains a leading edge spike as shown in Figure 20. This spike is caused by parasitic elements within the circuit including the interwinding capacitance of the power transformer and the recovery characteristics of the rectifier diode(s). The spike, if not properly filtered, can cause stability problems by prematurely terminating the output pulse.

A simple RC filter is used to suppress the spike. The time constant should be chosen such that it approximately equals the duration of the spike. A good choice for  $R_1$  is 1 k $\Omega$ , as this value is optimum for the filter and at the same time, it simplifies the determination of  $R_{SLOPE}$  (Section 2.2). If the duration of the spike is, for example, 100 ns, then C is determined by:

$$C = \frac{\text{Time Constant}}{1 \text{ k}\Omega} \tag{6}$$

$$= \frac{100 \text{ ns}}{1 \text{ k}\Omega}$$

$$= 100 \text{ pF}$$

**2.2 Slope compensation**

Current-mode controlled converters can experience instabilities or subharmonic oscillations




Figure 22. Slope Compensation

when operated at duty ratios greater than 50%. Two different phenomena can occur as shown graphically in Figure 22.

First, current-mode controllers detect and control the peak inductor current, whereas the converter's output corresponds to the average inductor current. Figure 22(a) clearly shows that the average inductor current ( $I_1$  &  $I_2$ ) changes as the duty ratio ( $D_1$  &  $D_2$ ) changes. Note that for a fixed control voltage, the peak current is the same for any duty ratio. The difference between the peak and average currents represents an error which causes the converter to deviate from true current-mode control.

Second, Figure 22(b) depicts how a small perturbation of the inductor current ( $\Delta I$ ) can result in an unstable condition. For duty ratios less than 50%, the disturbance will quickly converge to a steady state condition. For duty ratios greater than 50%,  $\Delta I$  progressively increases on each cycle, causing an unstable condition.

Both of these problems are corrected simultaneously by injecting a compensating ramp into either the control voltage ( $V_E$ ) as shown in Figure 22(c) & (d), or to the current sense waveform at pin 3. Since  $V_E$  is not directly accessible, and, a positive ramp waveform is readily available from

the oscillator at pin 4, it is more practical to add the slope compensation to the current waveform. This can be implemented quite simply with the addition of a single resistor,  $R_{SLOPE}$ , between pin 4 and pin 3 as shown in Figure 23(a).  $R_{SLOPE}$ , in conjunction with the leading edge filter resistor,  $R_1$  (Section 2.1), forms a divider network which determines the amount of slope added to the waveform. The amount of slope added to the current waveform is inversely proportional to the value of  $R_{SLOPE}$ . It has been determined that the amount of slope ( $m$ ) required is equal to or greater than 1/2 the downslope ( $m_2$ ) of the inductor current. Mathematically stated:

$$m \geq \frac{m_2}{2} \quad (7)$$

In some cases the required value of  $R_{SLOPE}$  may be low enough to affect the oscillator circuit and thus cause the frequency to shift. An emitter follower circuit can be used as a buffer for  $R_{SLOPE}$  as depicted in Figure 23(b).

Slope compensation can also be used to improve noise immunity in current mode converters operating at less than 50% duty ratio. Power supplies operating under very light load can experience




Figure 23. Slope Compensation

instabilities caused by the low amplitude of the current sense ramp waveform. In such a case, any noise on the waveform can be sufficient to trip the comparator resulting in random and premature pulse termination. The addition of a small amount of artificial ramp (slope compensation) can eliminate such problems without drastically affecting the overall performance of the system.

### **2.3 Circuit layout and other considerations**

The electronic noise generated by any switch-mode power supply can cause severe stability problems if the circuit is not laid-out (wired) properly. A few simple layout practices will help to minimize noise problems.

When building prototype breadboards, never use plug-in protoboards or wire wrap construction. For best results, do all breadboarding on double sided PCB using ground plane techniques. Keep all traces and lead lengths to a minimum. Avoid

large loops and keep the area enclosed within any loops to a minimum. Use common point grounding techniques and separate the power ground traces from the signal ground traces. Locate the control IC and circuitry away from switching devices and magnetics. Also, the timing capacitor's ground connection must be right at pin 5 as shown in Figure 15. These grounding and wiring techniques are very important because the resistance and inductance of the traces are significant enough to generate noise glitches which can disrupt the normal operation of the IC.

Also, to provide a low impedance path for high frequency noise,  $V_{CC}$  and  $V_{REF}$  should be decoupled to IC ground with 0.1  $\mu F$  capacitors. Additional decoupling in other sensitive areas may also be necessary. It is very important to locate the decoupling capacitors as close as possible to the circuit being decoupled.