order numbers
Q 67000-J 385 Q 67000-J 386

Electrical characteristic	S						
12 V-range temperature range 1 and 5		test condition	test cct.	lower limit B	typ.	upper limit A	unit
Supply voltage	$V_{\rm S}$			11.4	12.0	13.5	V
H-input voltage at C	V_{IH}	$V_{\rm S} = V_{\rm SB}$	22	8.0			V
L-input voltage at C	V_{IL}	$V_{\rm S} = V_{\rm SB}$ and $V_{\rm SA}$	22			4.0	V
H-input voltage at J and K	V _{IH}	$V_{\rm S} = V_{\rm SB}$	22	8.0			V
L-input voltage at J and K	V_{IL}	$V_{\rm S} = V_{\rm SB}$ and $V_{\rm SA}$	22			5.5	V
H-input voltage at R and S	V_{IH}	$V_{\rm S} = V_{\rm SB}$	22	7.5			V
L-input voltage at R and S	$V_{\rm IL}$.	$V_{\rm S} = V_{\rm SB}$ and $V_{\rm SA}$	22			4.5	V
H-output voltage	V_{QH}	$V_{\rm S} = V_{\rm SB}$ and $V_{\rm SA}$ $V_{\rm II} = 4.5 \text{ V}$ 1)	22	10.0	11.3		V
		$-I_{QL}=0.1 \text{ mA}$					
L-output voltage	V_{QL}	$V_{\rm S} = V_{\rm SB}$ $V_{\rm IH} = 7.5 \text{ V}^{1}$	22		1.0	1.7	V
		$I_{QL}=15 \text{ mA}$		Ore			
DC noise margin						6	
H-signal	V_{nm}			2.0	5.0		V
L-signal	V_{nm}			2.3	5.0		V
H-input current at C	I_{IH}	$V_{\rm S} = V_{\rm SA}$	23			3.0	μΑ
		$V_{\rm I} = V_{\rm IHA}$					
H-input current at J, K, R and S	I_{IH}	$V_{S} = V_{SA}$ $V_{I} = V_{IHA}$	23			1.0	μА
L-input current at C	$-I_{IL}$	$V_S = V_{SA}$ $V_{II} = 1.7 \text{ V}$	24		1.6	3.0	mA
L-input current at J, K, \overline{R} and \overline{S}	$-I_{IL}$	$V_{\rm S} = V_{\rm SA}$	24		0.8	1.5	mA
Short circuit output current, each output	- IQ	$V_{IL}=1.7 \text{ V}$ $V_{S}=V_{SA}$ $V_{Q}=0 \text{ V}$	25	9.0	15.0	25.0	mA
Supply current	$I_{\rm S}$	$V_{Q} = V_{SA}$	23		15.0	24.0	mA


 $^{^{1)}}$ V_I applied to \bar{R} and \bar{S} resp.

Delay times, V_S =12 V, F_Q =1, T_A = 25 °C

		test condition	test cct.	lower limit B	typ.	upper limit A	unit
Maximum clock frequency	f	duty cycle 1:1		0.2	0.5		MHz
Clock pulse duration	t_{pC}			0.6			S
Reset pulse duration	t_{pR}			1.0			S
Set pulse duration	t_{pS}	at 50%		1.0			S
Setup time	ts			0			ns
Hold time	t_{H}		'a 's	0			ns
Propagation delay							
from C to Q	tPLH)	31	160	290	520	ns
	t _{PHL}	$C_L = 10 \text{pF at } 4.5 \text{V}$	31	270	450	770	ns
from \overline{R} or \overline{S} to Ω	t_{PLH}	above ground	30	70	165	330	ns
	t _{PHL}		30	180	330	580	ns
Transition time	tTLH	$C_{l} = 10 pF$	31	200	340	570	ns
at Q	t _{THL}	OF 10 bi	31	70	120	210	ns

Electrical characteristic	S						
15 V-range temperature range 1 and 5		test condition	test cct.	lower limit B	typ.	upper limit A	unit
Supply voltage	$V_{\rm S}$			13.5	15.0	17.0	V
H-input voltage at C	VIH	$V_{\rm S} = V_{\rm SB}$	22	8.0			V
L-input voltage at C	V_{IL}	$V_{\rm S} = V_{\rm SB}$ and $V_{\rm SA}$	22			4.0	V
H-input voltage at	V_{1H}	$V_{S} = V_{SB}$	22	8.0			V
J and K							
L-input voltage at	V_{IL}	$V_{\rm S} = V_{\rm SB}$ and $V_{\rm SA}$	22			5.5	V
J and K H-input voltage at	V_{IH}	$V_{\rm S} = V_{\rm SB}$	22	7.5			V
R and S	VIH	VS - VSB	22	7.5			\ \
L-input voltage at	V_{II}	$V_S = V_{SR}$ and V_{SA}	22			4.5	V
R and S		G G G G G G G G G G G G G G G G G G G					
H-output voltage	V_{QH}	$V_{\rm S} = V_{\rm SB}$ and $V_{\rm SA}$	22	12.0	14.3		V
		$V_{1L} = 4.5 \text{ V}^{1}$					
Louiseutualtaaa	17	$-I_{OL} = 0.1 \text{ mA}$	0.0				
L-output voltage	V_{QL}	$V_{\rm S} = V_{\rm SB}$ $V_{\rm IH} = 7.5 \text{ V}^{1}$	22		1.1	1.7	٧ .
		$I_{OL} = 18 \text{ mA}$					
DC noise margin		201 1-117					
H-signal	V_{nm}			4.0	8.0	2	V
L-signal	V_{nm}			2.3	5.0		V
H-input current at C	I_{IH}	$V_{\rm S} = V_{\rm SA}$	23			3.0	μΑ
H-input current at	I_{IH}	$V_{\rm I} = V_{\rm IHA}$ $V_{\rm S} = V_{\rm SA}$	23			1.0	
J, K, \overline{R} and \overline{S}	ЛН	$V_{\rm I} = V_{\rm IHA}$	25	100		1.0	μΑ
L-input current at C	$-I_{IL}$	$V_{\rm S} = V_{\rm SA}$	24		2.0	3.6	mA
		$V_{1L} = 1.7 \text{ V}$					
L-input current at	$-I_{IL}$	$V_{S} = V_{SA}$	24		1.0	1.8	mA
J, K, \overline{R} and \overline{S}		$V_{\rm IL} = 1.7 \text{ V}$					
Short circuit output	$-I_{\mathbb{Q}}$	$V_S = V_{SA}$	25	9.0	15.0	25.0	mA
current, each output Supply current	$I_{\rm S}$	$V_{Q}=0 V$ $V_{S}=V_{SA}$	23		20.0	32.0	m A
оприу синент	15	$V_{\rm I} = V_{\rm IHA}$	23		20.0	32.0	mA
		171 71112	r.	1	L	1	
Delay times, $V_S = 15 \text{ V}$, F_Q	$=1, T_{A}=$	25 °C					
Propagation delay			1			1	İ
from C to Q	t _{PLH}		31		330		ns
ξ	0.000	$C_L = 10 \text{ pF at } 4.5 \text{ V}$	31		470	7	ns
from \overline{R} or \overline{S} to Q	t _{PLH}	above ground	30		195 340		ns
Transition time	t _{PHL})		30		410		ns
at Q	t_{TLH} t_{THL}	$C_L = 10 \text{ pF}$	31		75		ns ns
	1111		1	I.			

 $^{^{1)}}$ V, applied to \bar{R} and \bar{S} resp.



Pin configuration

top view

C = clock

J, K = input Q, \overline{Q} = outputs

= rest = set

Logical data, each	flipflop		upper limit A
Output load factor each output Input load factor	H-signal L-signal	F _{QL}	100
at C at \bar{R} and \bar{S} at C, \bar{R} and \bar{S} remaining inputs	H-signal H-signal L-signal	F _{IH} F _{IH} F _{IL} F _I	3 1 2 1

Note: \overline{R} and \overline{S} are approx. 1.5 normalized loads dynamically

Truth table

t	n	t_{n+1}
J	К	Q
L	L	Qn
L	Н	L
Н	L	Н
Н	Н	\overline{Q}_n


 $t_{\rm n}=$ bit time before clock pulse $t_{\rm n+1}=$ bit time after clock pulse L-level at $\overline{\rm R}$ sets Ω to L. L-level at $\overline{\rm S}$ sets Ω to H. $\overline{\mathsf{R}}$ and $\overline{\mathsf{S}}$ operate independently of C.

Clock pulse



- 1 isolate slave from master
- 2 enter signal from J and K into master
- 3 disable inputs J and K
- 4 transfer information from master to slave

Schematic



C = clock, J, K = inputs, $\overline{Q} = outputs$, $\overline{R} = reset$, $\overline{S} = set$

5.5 Counter and Register Circuits

5.5.1 Synchronous Counter with a 3:1 Division Ratio

Fig. 5.5.1 shows a synchronous divide-by-3-counter with the flipflop FZJ 121. The state of the counter is controlled by the Q and \overline{Q} outputs and the J inputs. The connection between Q of FF1 and J of FF2 inhibits FF2 during every other clock pulse. The connection between \overline{Q} of FF2 and J of FF1 blocks FF1 after the third pulse. The function table results as follows:

clock pulse	output Q ₁	state*	corresp. decimal	
1	L	L	0	
2	Н	L	1	
3	L	H	2	
4	L	L	0	
				* output state before
	:	:		the clock pulse

The clock frequency of the synchronous counter is equal to the clock frequency of the flipflops as the clock inputs are connected in parallel.




Fig. 5.5.1

5.5 Counter and Register Circuits

5.5.2 Synchronous Counter with a 4:1 Division Ratio

A synchronous divide-by-4-counter with the flipflop FZJ 121 is shown in fig. 5.5.2. The connection between Q of FF1 and J and K of FF2 inhibits FF2 during every otherpulse. The following function table results:

clock pulse	output Q ₁	state* Q ₂	corresp. decimal	
1	L	L	0	
2	Н	L	1	
3	L	Н	2	
4	Н	Н	3	
5	L	L	0	
				* output state before
:	:	:	:	the clock pulse

The clock frequency of the connter is equal to the clock frequency of the flipflops.




Fig. 5.5.2

5.5.4 Reversible Decimal Counter with Preset

Fig. 5.5.4 shows a synchronous reversible counter which has been devised for a minimum number of components. The additional JK inputs that are required for the FZJ 121 flipflops are obtained by a combination of diodes BAW 76.

The operating mode is selected by the input mode control MC. At MC = H the counter counts up. The NAND-gates connected with Q_1 , Q_2 , and Q_3 are enabled and control the JK inputs of the following flipflops FZJ 121. The NAND-gates operated by the inverter FZH 201 are simultaneously inhibited. The counter counts down at MC = L; the JK conditions now being derived from the \overline{Q} outputs. The logic state of MC can only be changed while the count input is low.

The truth table is as follows:

		up								
pulses at count input	mode control MC		Q ₄	Q ₃	ts Q ₂	Q ₁				corresp. decimal
1 2 3 4 5 6 7 8 9 10				L L H H L L C outpo	L H H L H H L L	L H L H L H L Q ₁	H L L L L H H C carry	L L L L L L L L MC mode control	11 10 9 8 7 6 5 4 3 2 1 puls cour inpu	
							down			

The carry pulse is generated by the gate FZH 231. This pulse controls not only the counting input of the following decade but inhibits also with J = L the second and third stage being in state Q_2 Q_3 = LL. This is necessary during up-counting, since due to conditions Q_1 = JK = H a state change of the second stage in possible, when the counter changes from Q_4 Q_3 Q_2 Q_1 = HLLH to LLLL (decimal 9 to 0). During counting down the same happens for the second and third stage, when the outputs change from Q_4 Q_3 Q_2 Q_1 = L L L L to LHHL, which corresponds to a change from decimal 0 to 9.

Counter preset is possible by the gate FZH 201 via the RS-inputs of the flip-flop FZJ 121.




Fig. 5.5.4

5.5.6 Reversible Binary Counter with Preset

Fig. 5.5.6. shows a synchronous reversible counter with binary coded preset obtained at inputs A_1 to A_4 . By opening the set button the respective gate inputs are enabled with an H-signal. The input condition A = L results in $\overline{R} = L$ at the reset input due to the dual inversion and in $\overline{S} = H$ at the set input on account of the single inversion. Thus the flipflop FZJ 121 is set to Q = L. Under the condition A = H the flipflops are preset to Q = H. The preset operation is independent of any other input condition of the counter since the \overline{R} and \overline{S} inputs of the FZJ 121 have priority.

The operating mode is selected by the mode control input MC. For counting up MC = H. Thus the NAND-gates connected to outputs Q_1 , Q_2 and Q_3 are enabled and the NAND-gates driven by the inverter FLH 201 are inhibited. The JK information of the second flip-flop thus corresponds to the state at Q_1 . At the third stage it is JK = Q_1 Q_2 etc. Down counting occurs at MC = L; the JK-conditions now being derived from the \overline{Q} outputs. The logic state of MC can only be changed while the count input is low.

The truth table of the counter is as follows


	u	þ						
pulses at count input	mode control MC	Q ₄	outp Q ₃	outs Q ₂	Q ₁			corresp. decimal
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17		L L L L L H H H H H H H CQ4	L L L H H H L L L H H H L Q ₃ outpo	L L H H L L H H L L H H L Q ₂	L H L H L H L H L H L H L Q 1	L L L L L L L L L L L mode	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 pulses at	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0
	_					control	input	_

An extension of the counter is easily possible by using the following rule for JK-conditions: up counting:

down

 $JK_n = Q_1 Q_2 Q_3 Q_4...Q_{n-1}$ down counting:

 $\mathsf{JK}_n = \, \overline{Q}_1 \ \, \overline{Q}_2 \ \, \overline{Q}_3 \ \, \overline{Q}_4 ... \ \, \overline{Q}_{n-1}$



5.5.12 Bidirectional Shiftregister

The shiftregister shown next consists of 6 JK flipflops. Each clock pulse shifts the information loaded into the register by one bit to the right or to the left from its initial position. This kind of recirculation register is frequently used for the control of tooling machines.

When the supply voltage is turned on, the integrating network R_1/C_1 causes the first and the last flipflop to be set to an H-level and the remaining flipflop to an L-level.

The register shifts to the right if the input MC is supplied with an H-level. In this case one input each of the odd numbered gates is supplied with an H-signal. The output of the preceding flipflops are connected to the second input of these gates. When the output of the preceding flipflop is at an H-level, the output of gate 1, for example, will assume an L-level. By means of the succeeding NAND-gate and the inverter, the input conditions of the first flipflop will be J=H and K=L.

The flipflop will remain at $Q_A = H$ at the following clock pulse due to this input condition. If the information at the second input of gate 1 changes to an L-level, an H-level will result at its output. Because there will also be on H-level at the output of the second gate, the input conditions of the first flipflop will now be J = L and K = H. The flipflop will change to $Q_A = L$ at the next clock pulse due to this condition. The operation of the other flipflops can be determined in a similar way.

Left shift operation is achieved by an L-signal at MC. During left shift operation the information from the outputs is transferred to the inputs of the preceding flipflop by means of the even numbered gates. The odd numbered gates are blocked by an L-level.

Truth table for right shift operation:

	mode control		outpu	its of	the fl	ipflor	os
-	MC	QA	QB	Qc	Q_D	QE	Q_{F}
Initial state	Н	Н	L	L	L	L	Н
1st clock	Н	Н	Н	L	L	L	Ĺ
2nd clock	Н	L	Н	Н	L	ī	ī
3rd clock	Н	L	L	Н	Н	ī	ī
4th clock	Н	Ĺ	L	1	Н	Н	Ī
5th clock	Н	ī	1	L	Ĺ	Н	Н

Truth table for left shift operation:

	mode control	out	outputs of the flipflops						
-	MC	QA	QB	Qc	QD	QE	QF		
Initial state	L	Н	L	L	L	1	Н		
1st clock	L	L	L	L	L	H	Н		
2nd clock	L	L	L	L	Н	Н	L		
3rd clock	L	L	L	Н	Н	1	ī		
4th clock	L L	Ĺ	Н	Н	L	ī	ī		
5th clock	L	Н	Н	L	ī	L	ī		

Any desired program can be realised if the set and reset inputs \bar{S} and \bar{R} of the flipflops FZJ 121 are wired correspondingly.




Fig. 5.5.12