

Date: - 9 Apr, 2003

Data Sheet Issue:- 1

# Phase Control Thyristor Types N1159NC380 to N1159NC420

Old Type No.: N500CH30-42

#### **Absolute Maximum Ratings**

	VOLTAGE RATINGS	MAXIMUM LIMITS	UNITS
$V_{DRM}$	Repetitive peak off-state voltage, (note 1)	3800-4200	V
$V_{DSM}$	Non-repetitive peak off-state voltage, (note 1)	3800-4200	V
$V_{RRM}$	Repetitive peak reverse voltage, (note 1)	3800-4200	V
$V_{RSM}$	Non-repetitive peak reverse voltage, (note 1)	3900-4300	V

	OTHER RATINGS	MAXIMUM LIMITS	UNITS
$I_{T(AV)M}$	Maximum average on-state current, T <sub>sink</sub> =55°C, (note 2)	1159	Α
$I_{T(AV)M}$	Maximum average on-state current. T <sub>sink</sub> =85°C, (note 2)	809	Α
$I_{T(AV)M}$	Maximum average on-state current. T <sub>sink</sub> =85°C, (note 3)	501	Α
$I_{T(RMS)M}$	Nominal RMS on-state current, T <sub>sink</sub> =25°C, (note 2)	2268	Α
$I_{T(d.c.)}$	D.C. on-state current, T <sub>sink</sub> =25°C, (note 4)	2015	Α
I <sub>TSM</sub>	Peak non-repetitive surge t <sub>p</sub> =10ms, V <sub>rm</sub> =0.6V <sub>RRM</sub> , (note 5)	14.5	kA
I <sub>TSM2</sub>	Peak non-repetitive surge t <sub>p</sub> =10ms, V <sub>rm</sub> ≤10V, (note 5)	16.1	kA
I <sup>2</sup> t	l <sup>2</sup> t capacity for fusing t <sub>p</sub> =10ms, V <sub>m</sub> =0.6V <sub>RRM</sub> , (note 5)	1.05×10 <sup>6</sup>	A <sup>2</sup> s
I <sup>2</sup> t	I <sup>2</sup> t capacity for fusing t <sub>p</sub> =10ms, V <sub>rm</sub> ≤10V, (note 5)	1.30×10 <sup>6</sup>	A <sup>2</sup> s
/al:/al#\	Critical rate of rise of on-state current (repetitive), (Note 6)	150	A/µs
(di/dt) <sub>cr</sub>	Critical rate of rise of on-state current (non-repetitive), (Note 6)	300	A/µs
$V_{RGM}$	Peak reverse gate voltage	5	V
$P_{G(AV)}$	Mean forward gate power	2	W
$P_{GM}$	Peak forward gate power	30	W
T <sub>j op</sub>	Operating temperature range	-40 to +125	°C
$T_{\text{stg}}$	Storage temperature range	-40 to +150	°C

#### Notes:-

- 1) De-rating factor of 0.13% per °C is applicable for T<sub>i</sub> below 25°C.
- 2) Double side cooled, single phase; 50Hz, 180° half-sinewave.
- 3) Single side cooled, single phase; 50Hz, 180° half-sinewave.
- 4) Double side cooled.
- 5) Half-sinewave,  $125^{\circ}C$   $T_{j}$  initial.
- 6)  $V_D$ =67%  $V_{DRM}$ ,  $I_{FG}$ =2A,  $t_r$ ≤0.5 $\mu$ s,  $T_{case}$ =125°C.



# **Characteristics**

	PARAMETER	MIN.	TYP.	MAX.	TEST CONDITIONS (Note 1)	UNITS
$V_{TM}$	Maximum peak on-state voltage	-	-	2.15	I <sub>TM</sub> =1830A	V
$V_{TM}$	Maximum peak on-state voltage	-	-	3.08	I <sub>TM</sub> =3480A	V
$V_{T0}$	Threshold voltage	-	-	1.10		V
r <sub>T</sub>	Slope resistance	-	-	0.574		$m\Omega$
(dv/dt) <sub>cr</sub>	Critical rate of rise of off-state voltage	1000	-	-	V <sub>D</sub> =80% V <sub>DRM</sub> , linear ramp, gate o/c	V/μs
I <sub>DRM</sub>	Peak off-state current	-	-	100	Rated V <sub>DRM</sub>	mA
I <sub>RRM</sub>	Peak reverse current	-	-	100	Rated V <sub>RRM</sub>	mA
V <sub>GT</sub>	Gate trigger voltage	-	-	3.0	T-25°C	V
I <sub>GT</sub>	Gate trigger current	-	-	300	$T_j$ =25°C $V_D$ =10V, $I_T$ =3A	mA
$V_{GD}$	Gate non-trigger voltage	-	-	0.25	Rated V <sub>DRM</sub>	V
I <sub>H</sub>	Holding current	-	-	1000	T <sub>j</sub> =25°C	mA
t <sub>gd</sub>	Gate-controlled turn-on delay time	-	0.6	1.5	V <sub>D</sub> =67% V <sub>DRM</sub> , I <sub>T</sub> =1500A, di/dt=10A/μs,	μs
t <sub>gt</sub>	Turn-on time	-	1.3	3.0	I <sub>FG</sub> =2A, t <sub>r</sub> =0.5μs, T <sub>j</sub> =25°C	μs
Q <sub>rr</sub>	Recovered charge	-	4700	-		μC
Q <sub>ra</sub>	Recovered charge, 50% Chord	-	2000	2200	I <sub>TM</sub> =1000A, t <sub>p</sub> =1000μs, di/dt=10A/μs,	μC
Irr	Reverse recovery current	-	130	-	V <sub>r</sub> =50V	Α
t <sub>rr</sub>	Reverse recovery time	-	30	-		μs
ŧ	Turn-off time	-	700	-	I <sub>TM</sub> =1000A, t <sub>p</sub> =1000μs, di/dt=10A/μs, V <sub>r</sub> =50V, V <sub>dr</sub> =80%V <sub>DRM</sub> , dV <sub>dr</sub> /dt=20V/μs	μs
tq	rum-on ume	-	1000	-	$I_{TM}$ =1000A, $t_p$ =1000 $\mu$ s, $di/dt$ =10A/ $\mu$ s, $V_r$ =50V, $V_{dr}$ =80% $V_{DRM}$ , $dV_{dr}/dt$ =200V/ $\mu$ s	μδ
$R_{thJK}$	Thermal resistance, junction to heatsink	-	-	0.022	Double side cooled	K/W
• <b>\</b> tnJK	Thermal resistance, junction to fleatsink	-	-	0.044	Single side cooled	K/W
F	Mounting force	19	-	26		kN
$W_t$	Weight	-	510	-		g

# Notes:-

1) Unless otherwise indicated  $T_j=125$ °C.



#### **Notes on Ratings and Characteristics**

#### 1.0 Voltage Grade Table

Voltage Grade	$V_{ m DRM}  V_{ m DSM}  V_{ m RRM}                   $	V <sub>RSM</sub> V	V <sub>D</sub> V <sub>R</sub> DC V
38	3800	3900	1950
40	4000	4100	2000
42	4200	4300	2040

#### 2.0 Extension of Voltage Grades

This report is applicable to other voltage grades when supply has been agreed by Sales/Production.

#### 3.0 De-rating Factor

A blocking voltage de-rating factor of 0.13%/°C is applicable to this device for T<sub>i</sub> below 25°C.

#### 4.0 Repetitive dv/dt

Standard dv/dt is 1000V/µs.

#### 5.0 Snubber Components


When selecting snubber components, care must be taken not to use excessively large values of snubber capacitor or excessively small values of snubber resistor. Such excessive component values may lead to device damage due to the large resultant values of snubber discharge current. If required, please consult the factory for assistance.

#### 6.0 Rate of rise of on-state current

The maximum un-primed rate of rise of on-state current must not exceed 300A/µs at any time during turnon on a non-repetitive basis. For repetitive performance, the on-state rate of rise of current must not exceed 150A/µs at any time during turn-on. Note that these values of rate of rise of current apply to the total device current including that from any local snubber network.

# 7.0 Gate Drive

The nominal requirement for a typical gate drive is illustrated below. An open circuit voltage of at least 30V is assumed. This gate drive must be applied when using the full di/dt capability of the device.



The magnitude of  $I_{GM}$  should be between five and ten times  $I_{GT}$ , which is shown on page 2. Its duration  $(t_{p1})$  should be 20µs or sufficient to allow the anode current to reach ten times  $I_L$ , whichever is greater. Otherwise, an increase in pulse current could be needed to supply the necessary charge to trigger. The 'back-porch' current  $I_G$  should remain flowing for the same duration as the anode current and have a magnitude in the order of 1.5 times  $I_{GT}$ .

#### 8.0 Computer Modelling Parameters

#### 8.1 Device Dissipation Calculations

$$I_{AV} = \frac{-V_0 + \sqrt{{V_0}^2 + 4 \cdot ff \cdot r_s \cdot W_{AV}}}{2 \cdot ff \cdot r_s} \quad \text{and:} \quad W_{AV} = \frac{\Delta T}{R_{th}} \\ \Delta T = T_{j \max} - T_{Hs}$$

Where  $V_0=1.10V$ ,  $r_s=0.574m\Omega$ ,

 $R_{\it th}$  = Supplementary thermal impedance, see table below and

ff = Form factor, see table below.

Supplementary Thermal Impedance							
Conduction Angle	30°	60°	90°	120°	180°	270°	d.c.
Square wave Double Side Cooled	0.0312	0.0285	0.0267	0.0255	0.0240	0.0228	0.0220
Square wave Single Side Cooled	0.0543	0.0513	0.0496	0.0484	0.0469	0.0455	0.0440
Sine wave Double Side Cooled	0.0256	0.0246	0.0239	0.0233	0.022		
Sine wave Single Side Cooled	0.0509	0.0482	0.0471	0.0463	0.044		

Form Factors							
Conduction Angle 30° 60° 90° 120° 180° 270° d.c.							d.c.
Square wave	3.464	2.449	2	1.732	1.414	1.149	1
Sine wave	3.98	2.778	2.22	1.879	1.57		

### 8.2 Calculating V<sub>T</sub> using ABCD coefficients


The on-state characteristic  $I_T$  vs.  $V_T$ , on page 6 is represented in two ways;

- (i) the well established  $V_{T0}$  and  $r_T$  tangent used for rating purposes and
- (ii) a set of constants A, B, C, D, forming the coefficients of the representative equation for  $V_T$  in terms of  $I_T$  given below:

$$V_T = A + B \cdot \ln(I_T) + C \cdot I_T + D \cdot \sqrt{I_T}$$

The constants, derived by curve fitting software, are given below for both hot and cold characteristics. The resulting values for  $V_T$  agree with the true device characteristic over a current range, which is limited to that plotted.

	25°C Coefficients	125°C Coefficients		
Α	0.1427085	Α	0.3139796	
В	0.2382484	В	0.1669113	
С	6.071424×10 <sup>-4</sup>	С	6.282724×10 <sup>-4</sup>	
D	-0.0256394	D	-0.0132676	



# 8.3 D.C. Thermal Impedance Calculation

$$r_{t} = \sum_{p=1}^{p=n} r_{p} \cdot \left(1 - e^{\frac{-t}{\tau_{p}}}\right)$$

Where p = 1 to n, n is the number of terms in the series and:

t = Duration of heating pulse in seconds.

r, = Thermal resistance at time t.

 $r_p$  = Amplitude of  $p_{th}$  term.

 $\tau_p$  = Time Constant of  $r_{th}$  term.

The coefficients for this device are shown in the tables below:

	D.C. Double Side Cooled						
Term	Term 1 2 3 4 5						
$r_p$	0.01249139	6.316833×10 <sup>-3</sup>	1.850855×10 <sup>-3</sup>	1.922045×10 <sup>-3</sup>	6.135330×10 <sup>-4</sup>		
$ au_{ ho}$	0.8840810	0.1215195	0.03400152	6.742908×10 <sup>-3</sup>	1.326292×10 <sup>-3</sup>		

	D.C. Single Side Cooled						
Term	Term 1 2 3 4 5 6						
$r_p$	0.02919832	4.863568×10 <sup>-3</sup>	3.744798×10 <sup>-3</sup>	6.818034×10 <sup>-3</sup>	2.183558×10 <sup>-3</sup>	1.848294×10 <sup>-3</sup>	
$ au_{p}$	6.298105	3.286174	0.5359179	0.1186897	0.02404574	3.379476×10 <sup>-3</sup>	

#### 9.0 Reverse recovery ratings

(i) Q<sub>ra</sub> is based on 50% I<sub>rm</sub> chord as shown in Fig. 1




Fig. 1

(ii) Q<sub>rr</sub> is based on a 150μs integration time i.e.

$$Q_{rr} = \int\limits_{0}^{150 \, \mu s} i_{rr}.dt$$

(iii) 
$$Q_{rr}$$
 is based on a 150 $\mu$ s integration time i.e. 
$$Q_{rr} = \int\limits_0^{150\mu s} i_{rr}.dt$$
 (iii) 
$$K\ Factor = \frac{t1}{t2}$$

# **Curves**

Figure 1 - On-state characteristics of Limit device




Figure 2 - Transient thermal impedance




Figure 3 - Gate characteristics - Trigger limits






Figure 4 - Gate characteristics - Power curves








Figure 6 - Recovered charge, Q<sub>ra</sub> (50% chord)




Figure 7 - Peak reverse recovery current, I<sub>m</sub>




Figure 8 - Maximum recovery time, t<sub>rr</sub> (50% chord)




Figure 9 – On-state current vs. Power dissipation – Double Side Cooled (Sine wave)




Figure 11 – On-state current vs. Power dissipation – Double Side Cooled (Square wave)




Figure 10 – On-state current vs. Heatsink temperature - Double Side Cooled (Sine wave)




Figure 12 – On-state current vs. Heatsink temperature – Double Side Cooled (Square wave)




Figure 13 – On-state current vs. Power dissipation – Single Side Cooled (Sine wave)




Figure 15 – On-state current vs. Power dissipation – Single Side Cooled (Square wave)




Figure 14 – On-state current vs. Heatsink temperature – Single Side Cooled (Sine wave)







Figure 16 – On-state current vs. Heatsink temperature – Single Side Cooled (Square wave)





#### **Outline Drawing & Ordering Information**



ORDERI	NG INFORMATION	(Please quote 10 digit code	e as below)
N1159	NC	**	0
Fixed Type Code	Fixed outline code	Voltage code V <sub>DRM</sub> /100 14	Fixed turn-off time code

Order code: N1159NC400 – 4000V V<sub>DRM</sub>, V<sub>RRM</sub>, 27.7mm clamp height capsule.

#### **IXYS Semiconductor GmbH**

Edisonstraße 15 D-68623 Lampertheim Tel: +49 6206 503-0 Fax: +49 6206 503-627

E-mail: marcom@ixys.de

# IXYS Corporation

3540 Bassett Street Santa Clara CA 95054 USA Tel: +1 (408) 982 0700

Fax: +1 (408) 496 0670 E-mail: <u>sales@ixys.net</u>

# WESTCODE An DIXYS Company

www.westcode.com

www.ixys.net

# Westcode Semiconductors Ltd

Langley Park Way, Langley Park, Chippenham, Wiltshire, SN15 1GE. Tel: +44 (0)1249 444524 Fax: +44 (0)1249 659448

E-mail: WSL.sales@westcode,com

# Westcode Semiconductors Inc

3270 Cherry Avenue Long Beach CA 90807 USA Tel: +1 (562) 595 6971 Fax: +1 (562) 595 8182

E-mail: WSI.sales@westcode.com

The information contained herein is confidential and is protected by Copyright. The information may not be used or disclosed except with the written permission of and in the manner permitted by the proprietors Westcode Semiconductors

In the interest of product improvement, Westcode reserves the right to change specifications at any time without prior

notice.

Devices with a suffix code (2-letter or letter/digit/letter combination) added to their generic code are not necessarily subject to the conditions and limits contained in this report.

© Westcode Semiconductors Ltd.