Bulletin I27125 rev. A 04/99

International **TOR** Rectifier

P100 SERIES

PASSIVATED ASSEMBLED CIRCUIT ELEMENTS

Features

- Glass passivated junctions for greater reliability
- Electrically isolated base plate
- Available up to 1200 V_{RRM}, V_{DRM}
- High dynamic characteristics
- Wide choice of circuit configurations
- Simplified mechanical design and assembly
- UL E78996 approved 91

Description

The P100 series of Integrated Power Circuits consists of power thyristors and power diodes configured in a single package. With its isolating base plate, mechanical designs are greatly simplified giving advantages of cost reduction and reduced size.

Applications include power supplies, control circuits and battery chargers.

Major Ratings and Characteristics

Parameters		P100	Units	
I _D		25	А	
	@ T _c	85	°C	
I _{FSM}	@ 50Hz	357	А	
	@ 60Hz	375	А	
l ² t	@50Hz	637	A ² s	
	@ 60Hz	580	A ² s	
l²√t		6365	A²√s	
V _{RRM}		400 to 1200	V	
V _{INS}		2500	V	
TJ		- 40 to 125	°C	

25A

P100 Series

Bulletin I27125 rev. A 04/99

International **tor** Rectifier

ELECTRICAL SPECIFICATIONS Voltage Ratings

Typenumber	V _{RRM} maximum repetitive peak reverse voltage	V _{RSM} maximum non- repetitive peak reverse voltage	V _{DRM} maximum repetitive peak off-state voltage	l _{RRM} max. @ T _J max.
	V	V	V	mA
P101, P121, P131	400	500	400	10
P102, P122, P132	600	700	600	
P103, P123, P133	800	900	800	
P104, P124, P134	1000	1100	1000	
P105, P125, P135	1200	1300	1200	

On-state Conduction

	Parameter	P100	Units	Conditions		
ID	Maximum DC output current	25	А	@ T _C = 85°C, full bridge		
I _{TSM}	Max. peak one-cycle	357		t = 10ms	No voltage	
I _{FSM}	non-repetitive on-state	375		t = 8.3ms	reapplied	
	or forward current	300		t = 10ms	100% V _{RRM}	
		315		t = 8.3ms	reapplied	Sinusoidal half wave,
l ² t	Maximum I ² t for fusing	637		t = 10ms	No voltage	Initial $T_J = T_J$ max.
		580	A ² s	t = 8.3ms	reapplied	
		450		t = 10ms	100% V _{RRM}	
		410]	t = 8.3ms	reapplied	
l ² √t	Maximum I ² \sqrt{t} for fusing	6365	A²√s	t = 0.1 to 10ms, no voltage reapplied		
				$I^{2}t$ for time $tx = I^{2}\sqrt{t} \cdot \sqrt{tx}$		
V _{T(TO)}	Max. value of threshold voltage	0.82	V	$T_J = 125^{\circ}C$		
r _{t1}	Max. level value of on-state slope resistance	12	mΩ	$T_J = 125^{\circ}C, Av. power = V_{T(TO)} * I_{T(AV)} + r_t + (I_{T(RMS)})^2$		
V _{TM} V _{FM}	Max. peak on-state or forward voltage drop	1.35	v	$T_{J} = 25^{\circ}C, I_{TM} = \pi \times I_{T(AV)}$		
di/dt	Maximum non repetitive rate of rise of turned on current	200	A/µs	$\begin{split} T_J &= 125^\circ C \text{ from } 0.67 \text{ V}_{DRM} \\ I_{TM} &= \pi x I_{T(AV)}, I_g &= 500 \text{mA}, \text{tr} < 0.5 \mu \text{s}, \text{tp} > 6 \mu \text{s} \end{split}$		
I _н	Maximum holding current	130	mA	$T_J = 25^{\circ}C$ anode supply = 6V, resistive load, gate open		
IL.	Maximum latching current	250	mA	$T_J = 25^{\circ}C$ anode supply = 6V, resistive load		

International **tor** Rectifier

P100 Series

Bulletin I27125 rev. A 04/99

Blocking

	Parameter	P100	Units	Conditions	
dv/dt	Maximum critical rate of rise of	200	V/ue	$T = 125^{\circ}$ C experiential to 0.67 V acto epop	
	off-state voltage	200	v/μs	$r_{\rm J} = 125$ C, exponential to 0.07 $v_{\rm DRM}$ gate open	
I _{RRM}	Max. peak reverse and off-state	10	m۸	$T = 125^{\circ}$ C gate open circuit	
I _{DRM}	leakage current at $\rm V_{RRM}, V_{DRM}$	10	ША		
I _{RRM}	Max peak reverse leakage current	100	μΑ	$T_J = 25^{\circ}C$	
		0500		50Hz, circuit to base, all terminal shorted,	
V _{INS}	RMS isolation voltage	2500	V	T _J = 25°C, t = 1s	

Triggering

Parameter		P100	Units	Conditions	
P _{GM}	Maximum peak gate power	8	14/		
P _{G(AV)}	Maximum average gate power	2	vv		
I _{GM}	Maximum peak gate current	2	A		
- V _{GM}	Maximum peak negative gate voltage	10			
V _{GT}	Maximum gate voltage required	3	V	T _J = - 40°C	
	to trigger	2		T _J = 25°C	Anode Supply = 6V resistive load
		1		T _J = 125°C	
I _{GD}	Maximum gate current	90		T _J = - 40°C	
	required to trigger	60	mA	T _J = 25°C	Anode Supply = 6V resistive load
		35		T _J = 125°C	
V _{GD}	Maximum gate voltage		.,	T _J = 125°C, rated V _{DRM} applied	
	that will not trigger	0.2			
I _{GD}	Maximum gate current	2		T _J = 125°C, rated V _{DRM} applied	
	that will not trigger	2	ma		

Thermal and Mechanical Specification

	Parameter	P100	Units	Conditions
TJ	Max. operating temperature range	-40 to 125	°C	
T _{stg}	Max. storage temperature range	-40 to 125		
R _{thJC}	Max. thermal resistance,	2.24	K/W	DC operation per junction
	junction to case			
R _{thCS}	Max. thermal resistance,	0.10	K/W	Mounting surface, smooth and greased
	case to heatsink			
Т	Mounting torque, base to heatsink	4	Nm	A mounting compound is recommended and the torque should be checked after a period of 3 hours to allow for the spread of the compound
wt	Approximate weight	58 (2.0)	g (oz)	

P100 Series

Bulletin I27125 rev. A 04/99

International

Circuit Type and Coding *

	Circuit"0"	Circuit"2"	Circuit"3"
Terminal Positions	$\begin{array}{ c c c c c c c } \hline AC1 & C1 & - \\ \hline AC2 & C2 & + \\ \hline \end{array}$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c} \hline AC2 \ C2 \ C2 \ -1 \ C4 \ C2 \ C2 \ -1 \ C3 \ + \ C3 \ + \ C3 \ -1 \ -1 \ C3 \ -1 \ -1 \ -1 \ -1 \ -1 \ -1 \ -1 \ -$
Schematicdiagram diagram		G1 G2 AC2 ² AC19 (·) (+)	G3 G1 AC1 AC2 G4 G2 (-) (+)
	SinglePhase HybridBridge CommonCathode	SinglePhase HybridBridge Doubler	SinglePhase AllSCR Bridge
Basicseries	P10.	P12.	P13.
Withvoltage suppression	P10.K	P12.K	P13.K
With free-wheeling diode	P10.W	-	-
With both voltage suppression and free-wheeling diode	P10.KW	-	-

* To complete code refer to voltage ratings table, i.e.: for 600V P10.W complete code is P102W

Outline Table



www.irf.com