## BiMOS II 8-BIT SERIAL INPUT, LATCHED SOURCE DRIVERS



Note the UCN5895A (DIP) and the A5895SLW (SOIC) are electrically identical and share a common terminal number assignment.


The UCN5895A, UCN5895EP, and A5895SLW BiMOS II serialinput, latched source drivers are designed for applications emphasizing low output saturation voltages and currents to -250 mA per output. These smart high-side octal, driver ICs merge an 8-bit CMOS shift register, associated CMOS latches, and CMOS control logic (strobe and output enable) with medium current emitter-follower (sourcing) outputs. Typical applications include incandescent or LED displays (both directly driven and multiplexed), non-impact (i.e., thermal) printers, relays, and solenoids.

Each device is suitable for high-side applications to -250 mA per channel. The maximum supply voltage is 50 V and a minimum output sustaining voltage rating of 35 V for inductive load applications. Under normal operating conditions, the UCN5895A and UCN5895EP are capable of providing -120 mA (8 outputs continuous and simultaneous) at $+65^{\circ} \mathrm{C}$ with a logic supply of 5 V . Similar devices, with higher output current ratings, are the UCN5890A and UCN5891A.

BiMOS II devices can operate at greatly improved data-input rates. With a 5 V supply, they will typically operate at better than 5 MHz . At 12 V , significantly higher speeds are obtained.

The CMOS inputs provide for minimum loading and are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors to ensure a proper input-logic high. A CMOS serial data output allows cascading these devices in multiple drive-line applications required by many dot matrix, alphanumeric, and bar graph displays.

These devices are rated for continuous operation over the temperature range of $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Because of limitations on package power dissipation, the simultaneous operation of all output drivers may require a reduction in duty cycle. The UCN5895A is supplied in a standard 16 -pin dual in-line plastic package with a copper lead frame for increased allowable package power dissipation. The UCN5895EP is supplied in a 20 -lead plastic leaded chip carrier for minimum area, surface-mount applications. The A5895SLW is supplied in a 16 -lead wide-body plastic SOIC.

## FEATURES

■ Low Output-Saturation Voltage
■ Source Outputs to 50 V

- Output Current to -250 mA

■ To 3.3 MHz Data-Input Rate
■ Low-Power CMOS Logic \& Latches
Always order by complete part number, e.g., UCN5895A.


Dwg. GP-024-4

## FUNCTIONAL BLOCK DIAGRAM



Dwg. No. A-12,654

## TYPICAL INPUT CIRCUIT



Dwg. EP-010-4A
TYPICAL OUTPUT DRIVER


Dwg. No. A-14,368

Dwg. No. A-12,655

## ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BB}}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ and 12 V (unless otherwise noted).

| Characteristic | Symbol | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Units |
| Output Leakage Current | lout | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | -50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | - | -100 | $\mu \mathrm{A}$ |
| Output Saturation Voltage | $\mathrm{V}_{\text {CE(SAT }}$ | I ${ }_{\text {OUT }}=-60 \mathrm{~mA}$ | - | 1.1 | V |
|  |  | I $\mathrm{OUT}=-120 \mathrm{~mA}$ | - | 1.2 | V |
| Output Sustaining Voltage | $\mathrm{V}_{\text {CE(sus) }}$ | IOUT $=-120 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 35 | - | V |
| Input Voltage | $\mathrm{V}_{\text {IN(1) }}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 | 5.3 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 | 12.3 | V |
|  | $\mathrm{V}_{\operatorname{IN}(0)}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ to 12 V | -0.3 | +0.8 | V |
| Input Current | $\operatorname{IIN(1)}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$ | - | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ | - | 240 | $\mu \mathrm{A}$ |
| Input Impedance | $\mathrm{ziN}_{1}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 100 | - | $\mathrm{k} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 | - | k $\Omega$ |
| Max. Clock Frequency | ${ }_{\text {f CLK }}$ |  | 3.3 | - | MHz |
| Serial Data-Output Resistance | rout | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | - | 20 | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | - | 6.0 | k $\Omega$ |
| Turn-ON Delay | $\mathrm{t}_{\text {pLH }}$ | Output Enable to Output, IOUT $=-120 \mathrm{~mA}$ | - | 2.0 | $\mu \mathrm{s}$ |
| Turn-OFF Delay | tpHL | Output Enable to Output, IOUT $=-120 \mathrm{~mA}$ | - | 10 | $\mu \mathrm{s}$ |
| Supply Current | ${ }^{\text {IBB }}$ | All outputs ON, All outputs open | - | 10 | mA |
|  |  | All outputs OFF | - | 200 | $\mu \mathrm{A}$ |
|  | IDD | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, All outputs OFF, Inputs $=0 \mathrm{~V}$ | - | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, All outputs OFF, Inputs $=0 \mathrm{~V}$ | - | 200 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, One output ON, All inputs $=0 \mathrm{~V}$ | - | 1.0 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, One output ON, All inputs $=0 \mathrm{~V}$ | - | 3.0 | mA |
| Diode Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | $\mathrm{V}_{\mathrm{R}}=25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{R}}=25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | - | 100 | $\mu \mathrm{A}$ |
| Diode Forward Voltage | $\mathrm{V}_{\mathrm{F}}$ | $\mathrm{I}_{\mathrm{F}}=120 \mathrm{~mA}$ | - | 2.0 | V |



Dwg. No. A-12,649A

## TIMING CONDITIONS

( $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and Ground)
A. Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time) ................................................................ 75 ns
B. Minimum Data Active Time After Clock Pulse
(Data Hold Time)
75 ns
C. Minimum Data Pulse Width ........................................................ 150 ns
D. Minimum Clock Pulse Width ...................................................... 150 ns
E. Minimum Time Between Clock Activation and Strobe ............... 300 ns
F. Minimum Strobe Pulse Width ..................................................... 100 ns
G. Typical Time Between Strobe Activation and

Output Transition
$1.0 \mu \mathrm{~s}$
Serial Data present at the input is transferred to the shift register on the logic " 0 " to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.

TYPICAL APPLICATION


Dwg. No. B-1541
TRUTH TABLE


[^0]
## UCN5895A

Dimensions in Inches
(controlling dimensions)


Dimensions in Millimeters
(for reference only)


NOTES: 1. Lead thickness is measured at seating plane or below.
2. Lead spacing tolerance is non-cumulative.
3. Exact body and lead configuration at vendor's option within limits shown.

115 Northeast Cutoff, Box 15036

## UCN5895EP

Dimensions in Inches
(controlling dimensions)


Dimensions in Millimeters
(for reference only)


NOTES: 1. Lead spacing tolerance is non-cumulative.
2. Exact body and lead configuration at vendor's option within limits shown.


$$
\begin{aligned}
& \text { Allegro MicroSystems, Inc. reserves the right to make, from time to time, } \\
& \text { such departures from the detail specifications as may be required to permit } \\
& \text { improvements in the design of its products. } \\
& \text { The information included herein is believed to be accurate and reliable. } \\
& \text { However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor } \\
& \text { for any infringements of patents or other rights of third parties which may result } \\
& \text { from its use. }
\end{aligned}
$$

NOTES: 1. Lead spacing tolerance is non-cumulative.
2. Exact body and lead configuration at vendor's option


[^0]:    $L=$ Low Logic Level $\quad H=$ High Logic Level $X=$ Irrelevant $\quad P=$ Present State $\quad R=$ Previous State

