
DISCRETE SEMICONDUCTORS



Product specification

September 1992



HILIP

BLF175

FEATURES

- High power gain
- Low intermodulation distortion
- · Easy power control
- Good thermal stability
- Withstands full load mismatch
- Gold metallization ensures excellent reliability.

DESCRIPTION

Silicon N-channel enhancement mode vertical D-MOS transistor designed for large signal amplifier applications in the HF/VHF frequency range.

The transistor has a 4-lead, SOT123 flange envelope, with a ceramic cap. All leads are isolated from the flange.

A marking code, showing gate-source voltage (V_{GS}) information is provided for matched pair applications. Refer to the 'General' section for further information.

PINNING - SOT123

PIN	DESCRIPTION
1	drain
2	source
3	gate
4	source


QUICK REFERENCE DATA

RF performance at T_h = 25 °C in a common source test circuit.

MODE OF OPERATION	f (MH _Z)	V _{DS} (V)	I _{DQ} (mA)	P _L (W)	G _P (dB)	η _D (%)	d ₃ (dB)
class-A	28	50	800	8 (PEP)	> 24	-	< -40
class-AB	28	50	150	30 (PEP)	typ. 24	typ. 40 (note 1)	typ. –35
CW, class-B	108	50	30	30	typ. 20	typ. 65	_

Note

1. 2-tone efficiency.



CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

WARNING

Product and environmental safety - toxic materials
This product contains beryllium oxide. The product is entirely safe provided that the BeO disc is not damaged. All persons who handle, use or dispose of this product should be aware of its nature and of the necessary safety precautions. After use, dispose of as chemical or special waste according to the regulations applying at the location of the user. It must never be thrown out with the general or domestic waste.

BLF175


LIMITING VALUES


In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	drain-source voltage		_	110	V
±V _{GS}	gate-source voltage		-	20	V
I _D	DC drain current		-	4	А
P _{tot}	total power dissipation	up to T _{mb} = 25 °C	-	68	W
T _{stg}	storage temperature		-65	150	°C
Tj	junction temperature		_	200	°C

THERMAL RESISTANCE

SYMBOL	PARAMETER	CONDITIONS	THERMAL RESISTANCE
R _{th j-mb}	thermal resistance from junction to mounting base	$T_{mb} = 25 \ ^{\circ}C; P_{tot} = 68 \ W$	2.6 K/W
R _{th mb-h}	thermal resistance from mounting base to heatsink	$T_{mb} = 25 \ ^{\circ}C; P_{tot} = 68 \ W$	0.3 K/W






BLF175


CHARACTERISTICS


 $T_j = 25 \ ^{\circ}C$ unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	drain-source breakdown voltage	I _D = 10 mA; V _{GS} = 0	110	-	-	V
I _{DSS}	drain-source leakage current	$V_{GS} = 0; V_{DS} = 50 V$	-	-	100	μA
I _{GSS}	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; \text{ V}_{DS} = 0$	-	-	1	μA
V _{GS(th)}	gate-source threshold voltage	I _D = 10 mA; V _{DS} = 10 V	2	-	4.5	V
ΔV_{GS}	gate-source voltage difference of matched pairs	I _D = 10 mA; V _{DS} = 10 V	-	-	100	mV
9 _{fs}	forward transconductance	I _D = 1 A; V _{DS} = 10 V	1.1	1.6	-	S
R _{DS(on)}	drain-source on-state resistance	I _D = 1 A; V _{GS} = 10 V	_	0.75	1.5	Ω
I _{DSX}	on-state drain current	V _{GS} = 10 V; V _{DS} = 10 V	_	5.5	-	А
C _{is}	input capacitance	$V_{GS} = 0; V_{DS} = 50 V; f = 1 MHz$	-	130	-	pF
C _{os}	output capacitance	V _{GS} = 0; V _{DS} = 50 V; f = 1 MHz	-	36	-	pF
C _{rs}	feedback capacitance	$V_{GS} = 0; V_{DS} = 50 V; f = 1 MHz$	-	3.7	-	pF



 $f_{D}(A)$ $f_{D}(A)$








BLF175


APPLICATION INFORMATION FOR CLASS-A OPERATION


P _L (W)	f (MHz)	V _{DS} (V)	I _{DQ} (mA)	G _P (dB)	d ₃ (dB) (note 1)	d ₅ (dB) (note 1)	R _{GS} (Ω)
0 to 8 (PEP)	28	50	800	> 24 typ. 28	>-40 typ44	< -40 typ64	24 24


Note

1. Stated figures are maximum values encountered at any driving level between the specified value of PEP and are referred to the according level of either the equal amplified tones. Related to the according peak envelope power these figures should be decreased by 6 dB.










BLF175

COMPONENT	DESCRIPTION	VALUE	DIMENSIONS	CATALOGUE NO.
C1	multilayer ceramic chip capacitor (note 1)	39 pF		
C2	multilayer ceramic chip capacitor	3 × 10 nF		2222 852 47103
C3, C4, C6	multilayer ceramic chip capacitor	100 nF		2222 852 47104
C5	multilayer ceramic chip capacitor	10 nF		2222 852 47103
C7	multilayer ceramic chip capacitor	3 × 100 nF		2222 852 47104
C8	aluminium electrolytic capacitor	10 μF, 63 V		2222 030 28109
C9	multilayer ceramic chip capacitor (note 1)	24 pF		
L1	4 turns enamelled 0.6 mm copper wire	86 nH	length 3.3 mm; int. dia. 5 mm; leads 2 x 2 mm	
L2	36 turns enamelled 0.7 mm copper wire wound on a rod grade 4B1 Ferroxcube drain choke	20 μΗ	length 30 mm; int. dia. 5 mm	4330 030 30031
L3	grade 3B Ferroxcube wideband RF choke			4312 020 36640
L4	8 turns enamelled 1 mm copper wire	189 nH	length 9.5 mm; int. dia. 5 mm; leads 2 x 3 mm	
R1	0.4 W metal film resistor	24 Ω		
R2	0.4 W metal film resistor	1500 Ω		
R3	0.4 W metal film resistor	10 Ω		
Τ1	4 : 1 transformer; 18 turns twisted pair of 0.25 mm copper wire with 10 twists per cm, wound on a grade 4C6 toroidal core		dimensions 9 x 6 x 3 mm	4322 020 97171

List of components (class-A test circuit)

Note

1. American Technical Ceramics (ATC) capacitor, type 100B or other capacitor of the same quality.



BLF175

APPLICATION INFORMATION FOR CLASS-AB OPERATION

P _L (W)	f (MHz)	V _{DS} (V)	I _{DQ} (mA)	G _P (dB)	η _D (%)	d ₃ (dB) (note 1)	d ₅ (dB) (note 1)	R _{GS} (Ω)
30 (PEP)	28	50	150	typ. 24	typ. 40 (note 2)	typ. –35	typ. –40	22


Notes


- Stated figures are maximum values encountered at any driving level between the specified value of PEP and are referred to the according level of either the equal amplified tones. Related to the according peak envelope power these figures should be decreased by 6 dB.
- 2. 2-tone efficiency.

Ruggedness in class-AB operation

The BLF175 is capable of withstanding a load mismatch corresponding to VSWR = 50 through all phases at $P_L = 30$ W single tone under the following conditions:


 $V_{DS} = 50 V; f = 28 MHz.$






BLF175

MGP080



f = 28 MHz.



 $^{+\mathrm{V}}\mathrm{G}$


BLF175

COMPONENT	DESCRIPTION	VALUE	DIMENSIONS	CATALOGUE NO.
C1, C10	multilayer ceramic chip capacitor (note 1)	62 pF		
C2, C4, C8, C11	film dielectric trimmer	5 to 60 pF		2222 809 07011
C3	multilayer ceramic chip capacitor (note 1)	51 pF		
C5, C6, C9	multilayer ceramic chip capacitor	100 nF		2222 852 47104
C7	multilayer ceramic chip capacitor (note 1)	10 pF		
C12	aluminium electrolytic capacitor	10 μF, 63 V		2222 030 28109
L1	9 turns enamelled 1 mm copper wire	280 nH	length 11 mm; int. dia. 6 mm; leads 2 x 4 mm	
L2, L3	stripline (note 2)	30 Ω	length 10 mm; width 6 mm	
L4	14 turns enamelled 1 mm copper wire	1650 nH	length 20 mm; int. dia. 12 mm; leads 2 x 2 mm	
L5	10 turns enamelled 1 mm copper wire	380 nH	length 13 mm; int. dia. 7 mm; leads 2 x 3 mm	
L6	grade 3B Ferroxcube wideband RF choke			4312 020 36640
R1	0.4 W metal film resistor	22 Ω		
R2	0.4 W metal film resistor	1 MΩ		
R3	0.4 W metal film resistor	10 Ω		

List of components (class-AB test circuit)

Notes

- 1. American Technical Ceramics (ATC) capacitor, type 100B or other capacitor of the same quality.
- 2. The striplines are on a double copper-clad printed circuit board, with PTFE fibre-glass dielectric (ϵ_r = 4.5), thickness 1.6 mm.



BLF175





Fig.21 Input impedance as a function of frequency (series components), typical values.








Fig.22 Load impedance as a function of frequency (series components), typical values.


APPLICATION INFORMATION FOR CLASS-AB OPERATION

RF performance in SSB operation in a common source circuit.

MODE OF	f	V _{DS}	I _{DQ}	P _L	G _P	η _D	R _{GS}
OPERATION	(MHz)	(V)	(mA)	(W)	(dB)	(%)	(Ω)
CW, class-B	108	50	30	30	typ. 20	typ. 65	10








BLF175

HF/VHF power MOS transistor

PACKAGE OUTLINE

Flanged ceramic package; 2 mounting holes; 4 leads



SOT123A

Product specification

BLF175

DEFINITIONS

Data Sheet Status					
Objective specification	This data sheet contains target or goal specifications for product development.				
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.				
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.