

## ■ Description

The FA1384X series are CMOS current mode control ICs for off-line and DC-to-DC converters.

These ICs can reduce start-up circuit loss and are optimum for high efficiency power supplies because of the low power dissipation achieved through changes in the CMOS fabrication process.

These ICs can drive a power MOSFET directly.

The high-performance, compact power supply can be designed with minimal external components .

## ■ Features

- CMOS process
- Low-power dissipation
- Standby current 2μA (max.), start-up current 30μA (max.)
- Pulse-by-pulse current limiting
- 5V bandgap reference
- UVLO (Undervoltage lockout) with hysteresis
- Maximum duty cycle      FA13842, 13843: 96%  
                                    FA13844, 13845: 48%
- Pin-for-pin compatible with UC384X


**Note:** Pins are fully compatible, but characteristics are not. When our ICs are applied to a power supply circuit designed for other manufactures' 384X series, the characteristics and safety features of the power supply must be checked.

## ■ Types of FA1384X series


Type	UVLO		Maximum duty cycle	Package
	Start threshold	Stop threshold		
FA13842P	16.5V±1V	9V±1V	96%	DIP
FA13842N				SOP
FA13843P	9.6V±1V	9V±1V	96%	DIP
FA13843N				SOP
FA13844P	16.5V±1V	9V±1V	48%	DIP
FA13844N				SOP
FA13845P	9.6V±1V	9V±1V	48%	DIP
FA13845N				SOP

## ■ Dimensions, mm

### ● SOP-8




### ● DIP-8



# FA13842, 13843, 13844, 13845


## ■ Block diagram

### ● FA13842, 13843



Pin No.	Symbol	Function	Description
1	COMP	Compensating	Error amplifier output, available for loop compensation circuit
2	FB	Feedback	Inverting input of the error amplifier
3	ISNS	Current sensing	Input voltage proportional to inductor current
4	RT/CT	Oscillator control	Setting oscillation frequency and maximum duty-cycle with resistor $R_T$ and capacitor $C_T$
5	GND	Ground	Ground
6	OUT	Output	Output for driving a power MOSFET
7	VCC	Power supply	Power supply
8	VREF	Reference voltage	Reference voltage and current source charging capacitor $C_T$ through resistor $R_T$

### ● FA13844, 13845



## ■ Absolute maximum ratings ( $T_a=25^\circ\text{C}$ )

Item	Symbol	Test condition	Rating	Unit	
Supply voltage	Vcc	Low impedance source	28	V	
		Zener clamp ( $I_{cc}<10\text{mA}$ )	Self limiting	V	
Zener current	$I_z$		10	mA	
Output peak current	$I_o$	Source current	400	mA	
		Sink current	1	A	
FB/ISNS terminal input voltage	$V_{IN}$	FB, ISNS	-0.3 to 5.3	V	
Error amplifier sink current	$I_{SINK}$		10	mA	
Total power dissipation	$P_d$	at $T_a < 50^\circ\text{C}$	DIP	800	mW
			SOP	400	
			SOP	250	
Thermal resistance	$R_{\theta j-a}$	Junction-air	125	$^\circ\text{C/W}$	
Junction temperature	$T_j$		150	$^\circ\text{C}$	
Ambient temperature	$T_a$		-25 to 85	$^\circ\text{C}$	
Storage temperature	$T_{stg}$		-40 to 150	$^\circ\text{C}$	

## ■ Recommended operating conditions

Item	Symbol	Min.	Max.	Unit
Supply voltage	V <sub>CC</sub>	10	25	V
Oscillation timing capacitor	C <sub>T</sub>	0.47	10	nF
Oscillation timing resistor	R <sub>T</sub>	2.0	100	kΩ
Oscillation frequency	f <sub>OSC</sub>	10	500	kHz

## ■ Electrical characteristics (V<sub>CC</sub>=15V, R<sub>T</sub>=10kΩ, C<sub>T</sub>=3.3nF, T<sub>a</sub>=25°C)

### Reference voltage section

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Reference voltage	V <sub>REF</sub>	T <sub>j</sub> =25°C, I <sub>L</sub> =1mA	4.75	5.00	5.25	V
Line regulation	LINE	V <sub>CC</sub> =10 to 25V		±3	±20	mV
Load current regulation	LOAD	I <sub>L</sub> =0 to 20mA		±3	±25	mV
Temperature regulation	V <sub>TC</sub>	T <sub>a</sub> =-25 to 85°C		±0.3		mV/°C
Output current at short-circuit	I <sub>OS</sub>	T <sub>j</sub> =25°C		60		mA

### Oscillator section

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Oscillation frequency	f <sub>OSC</sub>	T <sub>j</sub> =25°C	49	52	55	kHz
		T <sub>a</sub> =-25 to 85°C	47		57	kHz
Voltage stability	fdv	V <sub>CC</sub> =10 to 25V		±0.25	±1	%
Temperature stability	fdt	T <sub>a</sub> =-25 to 85°C		-0.07		%/°C
Oscillation amplitude	V <sub>OSC</sub>	T <sub>j</sub> =25°C		1.6		V
Discharge current	I <sub>DISCHG</sub>	T <sub>j</sub> =25°C		8.4		mA

### Error amplifier section

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Input voltage	V <sub>FB</sub>	COMP=2.5V, T <sub>j</sub> =25°C	2.4	2.5	2.6	V
Input leak current	I <sub>FB</sub>				±2	μA
Open-loop gain	A <sub>V</sub>		65	72		dB
Unity gain bandwidth	f <sub>T</sub>		0.7	1		MHz
Output source current	I <sub>SOURCE</sub>	FB=2.3V, COMP=0V	-0.8	-1.0		mA
Output sink current	I <sub>SINK</sub>	FB=2.7V, COMP=1V	2	15		mA
Output voltage	V <sub>H COMP</sub>	FB=2.3V, R <sub>L</sub> =15kΩ to GND	4.0	4.5		V
	V <sub>L COMP</sub>	FB=2.7V, R <sub>L</sub> =15kΩ to V <sub>REF</sub>		80	500	mV

### Current sensing section

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Voltage gain	A <sub>V IS</sub>	T <sub>j</sub> =25°C	2.85	3	3.15	V/V
Maximum input signal	V <sub>TH IS</sub>	FB=0V	0.9	1.0	1.1	V
Input bias current	I <sub>IS</sub>			-1	-5	μA
Delay to output	T <sub>PD</sub>	T <sub>j</sub> =25°C, I <sub>SENS</sub> to OUT		150	300	ns

**Output section**

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
High-level output	VOH	I source=-20mA	14.5	14.75		V
		I source=-100mA	12	13.5		V
Low-level output	VOL	I sink=20mA		0.15	0.3	V
		I sink=200mA		1.5	3	V
Rise time	tr	CL=1nF, Tj=25°C		40	150	ns
Fall time	tf	CL=1nF, Tj=25°C		20	150	ns

**Under-voltage lockout section**

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Start threshold	VTH ON	FA13842, 13844	15.5	16.5	17.5	V
		FA13843, 13845	8.6	9.6	10.6	V
Min. operating voltage	VTH OFF		8	9	10	V
Hysteresis	VHYS	FA13842, 13844		7.5		V
		FA13843, 13845		0.6		V

**PWM section**

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Maximum duty cycle	Dmax	FA13842, 13843	94	96	98	%
		FA13844, 13845	47	48	50	%
Minimum duty cycle	Dmin	FB=5V, COMP=Open			0	%


**Overall device**

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Standby current	ICCL	FA13842, 13844 Vcc=14V			2	μA
		FA13843, 13845 Vcc=7V			2	μA
Start-up current	ICC ST	Vcc=Start threshold		12	30	μA
Operating current	ICC OP			3	5	mA
Zener voltage (Vcc)	VZ	Icc=5mA	28	30	34	V

■ Characteristic curves (Ta=25°C)


Timing resistance vs. oscillation frequency

FA13842, FA13843




Output dead time vs. oscillation frequency

FA13842, FA13843




Timing resistance vs. oscillation frequency

FA13844, FA13845




Output dead time vs. oscillation frequency

FA13844, FA13845




RT/CT discharge current vs. temperature




Output max. duty cycle vs. timing resistance


FA13842, FA13843




ISNS threshold voltage vs. COMP voltage




COMP source current vs. COMP voltage




COMP to ISNS offset voltage vs. temperature




COMP source current vs. temperature




Error amp open loop voltage gain and phase vs. frequency



VREF short circuit current vs. temperature




VCC supply current vs. VCC supply voltage




VCC startup current vs. VCC supply voltage

FA13842, FA13844




Output waveform

Vcc=15V, OUT CL=1nF, Ta=25°C



Vcc=15V, OUT CL=2.2nF, Ta=25°C



■ Description of each circuit

1. Oscillator

The oscillation frequency is determined by timing resistance  $R_T$  and timing capacitor  $C_T$ , which are connected to RT/CT terminal.  $C_T$  is charged to about 3V through  $R_T$  from a 5V reference, and discharged to about 1.4V by the built-in discharge circuit. (See Fig. 1, 2, 3.)

Blanking pulses are generated in the IC during the  $C_T$  discharge period.

The output is fixed in the “low” state by these pulses, and a fixed dead time is produced. See the characteristic curves on page 45 for the oscillation frequency,  $R_T$  and  $C_T$ .

In the case of FA13844/45, a flip-flop causes the output to be blanked with every other cycle. Therefore, the switching frequency of a power MOSFET is 1/2 of the oscillation frequency determined by  $R_T$  and  $C_T$ . (See Fig. 3.)

2. Error amplifier

Inverting input and output are connected to the FB terminal and COMP terminal, respectively. A 2.5V reference is connected internally to the non-inverting input.

The output voltage is offset by a diode  $V_F$  voltage ( $=0.7V$ ) and divided by three. The divided voltage is connected to the input of the current sensing comparator.

3. Current sensing comparator and PWM latch

The “High” state of the OUT terminal begins at the time  $C_T$  starts charging. The OUT terminal turns to “Low” when the peak inductor current reaches the threshold level controlled by the error amplifier output (COMP terminal).

The inductor current is converted to a voltage by sensing resistor  $R_s$  inserted between GND and the source of a power MOSFET. This voltage is monitored by the ISNS terminal.

The peak current of inductor “ $I_{pk}$ ” is expressed as follows:

$$I_{pk} = (V_{comp} - 0.7) / (3 \cdot R_s) \quad 0.7V \cong V_F$$

$V_{comp}$ : a voltage on COMP terminal

The maximum value of the threshold level of the current sensing comparator is held to 1V. Therefore, the maximum peak current “ $I_{pk(max)}$ ” is as follows:

$$I_{pk(max)} = 1.0V / R_s$$

4. Undervoltage lockout (UVLO)

In order to set the IC in the operation mode before the output stage (OUT terminal) is enabled, two under-voltage lockout comparators are incorporated to monitor the power supply voltage ( $V_{CC}$ ) and reference voltage ( $V_{REF}$ ).

The threshold level of the  $V_{CC}$  comparator is set at 16.5V/9V for FA13842/44 and 9.6V/9V for FA13843/45. In the standby mode, in which the  $V_{CC}$  is under ON threshold, the power supply current is maintained at nearly 0 (zero). However, a maximum current of 30 $\mu$ A is required to change from standby mode to operating mode.

The threshold level of the  $V_{REF}$  comparator is set at about 3.2V/2.0V.

A 30V zener diode is connected to  $V_{CC}$  and GND to protect the IC against overvoltages.




Fig. 1




Fig. 2 FA13842, 13843




Fig. 3 FA13844, 13845



**5. Output stage**

An output stage of CMOS inverter composition is incorporated, thereby making it possible to fully swing the gate voltage of a power MOSFET to the  $V_{CC}$ .

The output stage provides a source current of 400mA and a sink current of 1A as the peak current capacity. (When  $V_{CC}$  is 15V)

The output stage is held in the “Low” state in standby mode.

**6. Reference voltage**

The 5.0V( $\pm 5\%$ ) bandgap reference( $T_j=25^\circ\text{C}$ ) is built-in.

It is possible to supply a current of about 10mA to an external circuit in addition to supplying a charge current to the timing capacitor of the oscillator. (See characteristic curve on page 46.)

Connect a ceramic bypass capacitor of 0.1 $\mu\text{F}$  or higher to the VREF terminal to stabilize this voltage.




Fig. 4

**■ Design advice**

**1. Start-up circuit**

A typical start-up circuit is shown in Fig. 4.

The AC INPUT voltage charges capacitor C2 and supplies start-up current to the IC through start-up resistance R1. When this voltage reaches the ON threshold voltage, the IC reverts to the operation mode and electric power is supplied from the bias winding of the transformer thereafter.

Using CMOS process, the start-up current is less than 30 $\mu\text{A}$ .




Fig. 5 Start-up time

When the start-up resistance is increased, the charging rate of capacitor C2 decreases and start-up time increases. Select the optimum values for R1 and C2.

The relation between the start-up resistance and start-up time for the circuit indicated in Fig. 4 is shown in Fig. 5.

Fig. 6 indicates a method to increase the start-up resistance to reduce loss and shorten start-up time. The start-up time is shortened by reducing the capacitance of C2. The bias current is supplied from C3 after start-up.




Fig. 6

**2. Synchronized operation with external signals**

The circuit shown in Fig. 7 allows synchronized operation with external signals.

Synchronized operation is started when the RT/CT terminal voltage is raised to about 3V or higher. (Synchronized at leading edge.)

The external synchronizing signal should be higher than the free-run frequency.

In the case of FA13844/45, the output frequency of the OUT terminal is 1/2 that of the synchronizing signal frequency.




Fig. 7



**3-1 The method of detecting an overvoltage (detection on primary side)**

A typical latched shutdown circuit to protect against overvoltages detected on the primary side is shown in Fig. 11. When the secondary voltage increases in the flyback circuit, the voltage of the bias winding also increases in proportion. When this voltage increase is detected by zener diode ZD1, a latched shutdown is accomplished. As the secondary voltage is detected through a transformer, detection accuracy is low.

**3-2 The method of detecting an overvoltage (detection on secondary side)**

A typical latched shutdown circuit to protect against overvoltages detected on the secondary side is shown in Fig. 12.

The detected voltage accuracy is high compared to overvoltage detection on the primary side.

**3-3 The method of detecting an overcurrent (detection of primary current)**

A typical primary overcurrent detection circuit is shown in Fig. 13.

**3-4 The method of detecting an overcurrent (detection of secondary current)**

A typical secondary overcurrent detection circuit is shown in Fig. 14.




Fig. 11




Fig. 12




Fig. 13




Fig. 14

**4. Soft start**

A soft-start circuit is shown in Fig. 15.

An approximate soft-start time is determined with the following calculation. This soft-start time is defined as the time the ISNS terminal threshold voltage increases from 0V to 1V.

$$t_{\text{soft-start}} [\text{ms}] = 4.3 \cdot C9 [\mu\text{F}]$$

**5. Suppression of noise at the current sensing terminal**

As each cycle current value is monitored in the current mode control, there is the possibility that a malfunction will occur even with a relatively low noise level. Therefore, it is necessary to add a CR filter to reduce the level of noise at the current sensing terminal. (See Fig. 16.)

**6. ON/OFF circuit with an external signal**

A typical ON/OFF circuit is shown in Fig. 17.

The output stage (OUT terminal) is enabled when the voltage at the FB terminal is reduced to less than 2.0V and is disabled when the FB terminal voltage increases to more than 3V. Set the voltage of the FB terminal at a maximum of 5.3V in this case.




Fig. 15




Fig. 16




Fig. 17

**7. Feedback circuit**

**7-1 A method that does not use an internal ER AMP**

A method that does not use an internal ER AMP is shown in Fig. 18. Connect the FB terminal to GND and connect an optocoupler to the COMP terminal of the ER AMP output for feedback control.

It is possible to obtain a precise power supply output voltage, because the output voltage is monitored directly on the secondary side.

Be sure to connect the FB terminal to the GND in this case. There is the possibility of a malfunction occurring if the FB terminal is open.




Fig. 18

**7-2 A method using an internal ER AMP**

A method using an internal ER AMP is shown in Fig. 19.

In the flyback circuit, the bias winding voltages of the transformer are proportional to the secondary winding voltage. Therefore,  $V_{CC}$  is approximately proportional to the DC output voltage on the secondary side.

$V_{CC}$  is divided by resistors and monitored at the FB terminal to control the output voltage.

This feedback circuit consists of a minimal number of external components. However, regulation of the DC output voltage is poor because the output voltage is not monitored directly.




Fig. 19

**8. Slope compensation**

It is well known that a current mode converter that controls peak current can oscillate irregularly when the inductor current is continuous and the duty cycle is greater than 50%.

This irregular oscillation is called subharmonic oscillation.

The period of subharmonic oscillation is equal to the integral number of the switching periods.

This phenomenon is shown in Fig. 20.

$L_u$  indicates the positive slope of the inductor current. The slope is determined by the input voltage and the primary inductance value of the transformer.  $-L_d$  indicates the negative slope, which is determined by the rate of energy discharge to the secondary side.

Fig. 20 shows the inductor current waveform when  $T$  reveals the oscillation period and  $I_s$  reveals the control signal of the peak inductor current.  $T_{ON}$  and  $T_{OFF}$  vary even when having the same  $T$ ,  $I_s$ ,  $L_u$  and  $-L_d$ .

If it is assumed in Fig. 21 that the inductor current varies  $\Delta i_L$  at  $t_0$ , the variation  $\Delta i_L'$  of the inductor current at  $t_1$  is larger than  $\Delta i_L$  at  $t_0$ . Thereafter, this inductor current variation gradually increases, and as a result, subharmonic oscillation occurs.




Fig. 20




Fig. 21

Fig. 22 illustrates a case when the inductor current variation  $\Delta i_L'$  at  $t_1$  is smaller than  $\Delta i_L$  at  $t_0$ . In this case, inductor current variations gradually converges and the inductor current becomes stable.

It is necessary to apply slope compensation to the control signals in order to prevent such subharmonic oscillations when the inductor current is continuous and the duty cycle is greater than 50%.

The waveform of the inductor current when slope compensation is applied is shown in Fig. 23. Slope compensation adds the negative slope of inclination  $-K_c$  to the control signal of the inductor peak current.  $\Delta i_L'$  shows the variation of the inductor current at  $t_1$  when slope compensation is not applied, and  $\Delta i_L's$  shows the variation of the inductor current at  $t_1$  when slope compensation is applied.

Thus,  $\Delta i_L'$  can be changed by  $-K_c$ , and  $\Delta i_L's$  becomes smaller when  $-K_c$  is large. It is necessary to apply slope compensation to satisfy the equation  $\Delta i_L \geq \Delta i_L's$ , that is,  $| -K_c | \geq | -1/2 L_d I' |$  as the condition which achieves stable operation.

Typical circuits are shown in Fig. 24 and 25.




Fig. 22




Fig. 23




Fig. 24




Fig. 25

